SPREAD: A Streaming-Based Partially Reconfigurable Architecture and Programming Model

被引:23
|
作者
Wang, Ying [1 ]
Zhou, Xuegong [1 ]
Wang, Lingli [1 ]
Yan, Jian [1 ]
Luk, Wayne [2 ]
Peng, Chenglian [3 ]
Tong, Jiarong [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
[2] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England
[3] Fudan Univ, Sch Comp Sci & Technol, Shanghai 201203, Peoples R China
基金
中国国家自然科学基金; 英国工程与自然科学研究理事会;
关键词
Hardware thread; parallelism; partial reconfiguration; streaming application;
D O I
10.1109/TVLSI.2012.2231101
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Partially reconfigurable systems are promising computing platforms for streaming applications, which demand both hardware efficiency and reconfigurable flexibility. To realize the full potential of these systems, a streaming-based partially reconfigurable architecture and unified software/hardware multithreaded programming model (SPREAD) is presented in this paper. SPREAD is a reconfigurable architecture with a unified software/hardware thread interface and high throughput point-to-point streaming structure. It supports dynamic computing resource allocation, runtime software/hardware switching, and streaming-based multithreaded management at the operating system level. SPREAD is designed to provide programmers of streaming applications with a unified view of threads, allowing them to exploit thread, data, and pipeline parallelism; it enhances hardware efficiency while simplifying the development of streaming applications for partially reconfigurable systems. Experimental results targeting cryptography applications demonstrate the feasibility and superior performance of SPREAD. Moreover, the parallelized Advanced Encryption Standard (AES), Data Encryption Standard (DES), and Triple DES (3DES) hardware threads on field-programmable gate arrays show 1.61-4.59 times higher power efficiency than their implementations on state-of-the-art graphics processing units.
引用
收藏
页码:2179 / 2192
页数:14
相关论文
共 50 条
  • [21] Adaptive Rate Control Scheme for Streaming-based Content Sharing Service
    Lee, Sunghee
    Chung, Kwangsue
    KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2013, 7 (04): : 784 - 799
  • [22] Calculation and assessment of streaming-based complex-laminary compound processes
    Bothe, Dieter
    Warnecke, Hans-Joachim
    CHEMIE INGENIEUR TECHNIK, 2007, 79 (07) : 1001 - 1014
  • [23] Configuration exploration algorithm for partially reconfigurable architecture
    Sun, Kang
    Pan, Xue-Zeng
    Lu, Kui-Jun
    Lou, Xue-Qing
    Ping, Ling-Di
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2008, 42 (12): : 2062 - 2067
  • [24] Placing Multimode Streaming Applications on Dynamically Partially Reconfigurable Architectures
    Wildermann, S.
    Angermeier, J.
    Sibirko, E.
    Teich, J.
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [25] Dynamic reconfigurable architecture exploration based on Parameterized Reconfigurable Processor model
    Taniguchi, Ittetsu
    Sakanushi, Keishi
    Ueda, Kyoko
    Takeuchi, Yoshinori
    Imai, Masaharu
    VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 357 - 376
  • [26] Dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model
    Graduate School of Information Science and Technology, Osaka University, Japan
    IFIP Advances in Information and Communication Technology, 2007, (357-376\) : 357 - 376
  • [27] On How to Accelerate Iterative Stencil Loops: A Scalable Streaming-Based Approach
    Cattaneo, Riccardo
    Natale, Giuseppe
    Sicignano, Carlo
    Sciuto, Donatella
    Santambrogio, Marco Domenico
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 12 (04)
  • [28] A Programming Model for Reconfigurable Computing Based in Functional Concurrency
    Harrison, William L.
    Graves, Ian
    Procter, Adam
    Becchi, Michela
    Allwein, Gerard
    2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
  • [29] MORA - An Architecture and Programming Model for a Resource Efficient Coarse Grained Reconfigurable Processor
    Chalamalasetti, Sai Rahul
    Purohit, Sohan
    Dept, Martin Margala
    Vanderbauwhede, Wim
    PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, : 389 - +
  • [30] Implementation of a Partially Reconfigurable Multi-Context FPGA Based on Asynchronous Architecture
    Waidyasooriya, Hasitha Muthumala
    Hariyama, Masanori
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 539 - 549