SPREAD: A Streaming-Based Partially Reconfigurable Architecture and Programming Model

被引:23
|
作者
Wang, Ying [1 ]
Zhou, Xuegong [1 ]
Wang, Lingli [1 ]
Yan, Jian [1 ]
Luk, Wayne [2 ]
Peng, Chenglian [3 ]
Tong, Jiarong [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
[2] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England
[3] Fudan Univ, Sch Comp Sci & Technol, Shanghai 201203, Peoples R China
基金
中国国家自然科学基金; 英国工程与自然科学研究理事会;
关键词
Hardware thread; parallelism; partial reconfiguration; streaming application;
D O I
10.1109/TVLSI.2012.2231101
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Partially reconfigurable systems are promising computing platforms for streaming applications, which demand both hardware efficiency and reconfigurable flexibility. To realize the full potential of these systems, a streaming-based partially reconfigurable architecture and unified software/hardware multithreaded programming model (SPREAD) is presented in this paper. SPREAD is a reconfigurable architecture with a unified software/hardware thread interface and high throughput point-to-point streaming structure. It supports dynamic computing resource allocation, runtime software/hardware switching, and streaming-based multithreaded management at the operating system level. SPREAD is designed to provide programmers of streaming applications with a unified view of threads, allowing them to exploit thread, data, and pipeline parallelism; it enhances hardware efficiency while simplifying the development of streaming applications for partially reconfigurable systems. Experimental results targeting cryptography applications demonstrate the feasibility and superior performance of SPREAD. Moreover, the parallelized Advanced Encryption Standard (AES), Data Encryption Standard (DES), and Triple DES (3DES) hardware threads on field-programmable gate arrays show 1.61-4.59 times higher power efficiency than their implementations on state-of-the-art graphics processing units.
引用
收藏
页码:2179 / 2192
页数:14
相关论文
共 50 条
  • [31] Reconfigurable logic controller architecture, programming, implementation
    Milik, A
    Hrynkiewicz, E
    PROGRAMMABLE DEVICES AND SYSTEMS 2001, 2002, : 163 - 168
  • [32] A Streaming-Based Overlapping Community Detection Algorithm in Large-Scale Network
    Li H.
    Zhang J.-P.
    Chen F.-C.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2022, 50 (08): : 1951 - 1958
  • [33] Ontological Reasoning over Shy and Warded Datalog plus /- for Streaming-Based Architectures
    Baldazzi, Teodoro
    Bellomarini, Luigi
    Favorito, Marco
    Sallinger, Emanuel
    PRACTICAL ASPECTS OF DECLARATIVE LANGUAGES, PADL 2024, 2023, 14512 : 169 - 185
  • [34] An Ultra Energy Efficient Streaming-based FPGA Accelerator for Lightweight Neural Network
    Chen, Shaoyi
    Zhou, Zhiqi
    Ha, Yajun
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3111 - 3114
  • [35] Spintronics-based Reconfigurable Ising Model Architecture
    Mondal, Ankit
    Srivastava, Ankur
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 134 - 140
  • [36] RASHT: A Partially Reconfigurable Architecture for Efficient Implementation of CNNs
    Darbani, Paria
    Rohbani, Nezam
    Beitollahi, Hakem
    Lotfi-Kamran, Pejman
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (07) : 860 - 868
  • [37] An ultra-efficient streaming-based FPGA accelerator for infrared target detection
    Chen Shao-Yi
    Tang Xin-yi
    Wang Jian
    Huang Jing-Si
    Li Zheng
    JOURNAL OF INFRARED AND MILLIMETER WAVES, 2022, 41 (05) : 914 - 922
  • [38] VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems
    Jara-Berrocal, Abelardo
    Gordon-Ross, Ann
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 837 - 842
  • [39] A cost effective reconfigurable memory for multimedia multithreading streaming architecture
    Tsao, You-Ming
    Lok, Ka-Hang
    Lin, Yu-Cheng
    Sun, Chih-Hao
    Chien, Shao-Yi
    Chen, Liang-Gee
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3406 - +
  • [40] A delay spread based low power reconfigurable FFT processor architecture for wireless receivers
    Hasan, M
    Arslan, T
    Thompson, JS
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 135 - 138