New Multi-level Inverter Topology with Reduced Number of Switches

被引：0
|
作者：
Singh, Varsha [1 ]
Babu, Gubbala V. V. Rajendra [1 ]
Singh, V. P. [1 ]
机构：
[1] NIT Raipur, Dept Elect Engn, Raipur 492010, CG, India
来源：
2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1 | 2017年
关键词：
multi-level inverter (MLI); pulse width modulation (PWM); total harmonic distortion (THD; CONVERTERS;
D O I：
暂无
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
In this study, a new multilevel inverter topology using modified H bridge with reduced number of switches has been proposed which can be operated in "symmetric" or "asymmetric" modes. Higher number of levels leads to generation of a high quality with low Total Harmonic Distortion (THD) output voltage waveform. To increase number of voltage levels, for determination of magnitude of DC voltage sources three algorithms are proposed which are investigated and the most effective one is introduced. To verify operation of proposed topology, it is modeled and simulated in MATLAB/SIMULINK software as well as in hardware. Proper performance of proposed topology is confirmed by obtained experimental results.
引用
收藏
页码：462 / 467
页数：6
相关论文
共 50 条
  • [21] A New Single Phase 21 Level Inverter Topology with Reduced Number of Switches and Sources for Renewable Energy Applications
    Islam, Md. Tariqul
    Islam, Md. Shahidul
    Bairagi, Arnob Kumar
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 560 - 564
  • [22] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [23] A Novel Seven Level Inverter with Reduced Number Of Switches
    Varna, Megha S.
    Jose, Jenson
    PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 294 - 299
  • [24] New Grid-tied Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Sajedi, Shahab
    Basu, Malabika
    Farrell, Michael
    2017 52ND INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2017,
  • [25] Simulation of New Symmetric and. Asymmetric Multilevel Inverter Topology with Reduced Number of Switches
    Thiyagarajan, V.
    Somasundaram, P.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 315 - 319
  • [26] Single phase five-level inverter topology with reduced number of switches for PV application
    Selvakumar, K.
    Patel, Parth Dineshkumar
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 2730 - 2736
  • [27] New Multilevel Inverter Topology with reduced number of Switches using Advanced Modulation Strategies
    Rao, S. Nagaraja
    Kumar, D. V. Ashok
    Babu, Ch Sai
    2013 INTERNATIONAL CONFERENCE ON POWER, ENERGY AND CONTROL (ICPEC), 2013, : 693 - 699
  • [28] A New Seven-Level Inverter Topology with Reduced Switch Number
    Siddique, Marif Daula
    Iqbal, Atif
    Al-Hitmi, Mohammed
    IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 3285 - 3290
  • [29] New multilevel inverter topology with minimum number of switches
    Ahmed, Rokan Ali
    Mekhilef, S.
    Ping, Hew Wooi
    TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1862 - 1867
  • [30] Design of Hybrid Multi-Level Inverter with Minimum Number of Switches Interface with Photo Voltaic
    Kiruthika, P.
    Ramani, K.
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 1055 - 1059
12345