New Multi-level Inverter Topology with Reduced Number of Switches

被引：0
|
作者：
Singh, Varsha [1 ]
Babu, Gubbala V. V. Rajendra [1 ]
Singh, V. P. [1 ]
机构：
[1] NIT Raipur, Dept Elect Engn, Raipur 492010, CG, India
来源：
2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1 | 2017年
关键词：
multi-level inverter (MLI); pulse width modulation (PWM); total harmonic distortion (THD; CONVERTERS;
D O I：
暂无
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
In this study, a new multilevel inverter topology using modified H bridge with reduced number of switches has been proposed which can be operated in "symmetric" or "asymmetric" modes. Higher number of levels leads to generation of a high quality with low Total Harmonic Distortion (THD) output voltage waveform. To increase number of voltage levels, for determination of magnitude of DC voltage sources three algorithms are proposed which are investigated and the most effective one is introduced. To verify operation of proposed topology, it is modeled and simulated in MATLAB/SIMULINK software as well as in hardware. Proper performance of proposed topology is confirmed by obtained experimental results.
引用
收藏
页码：462 / 467
页数：6
相关论文
共 50 条
  • [41] An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count
    Arif, M. Saad Bin
    Mustafa, Uvais
    Siddique, Marif Daula
    Ahmad, Shahbaz
    Iqbal, Atif
    Ashique, Ratil Hasnat
    Ayob, Shahrin bin
    IET POWER ELECTRONICS, 2021, 14 (12) : 2052 - 2066
  • [42] An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count
    Arif, M Saad Bin
    Mustafa, Uvais
    Siddique, Marif Daula
    Ahmad, Shahbaz
    Iqbal, Atif
    Ashique, Ratil Hasnat
    Ayob, Shahrin bin
    IET Power Electronics, 2022, 14 (12) : 2052 - 2066
  • [43] A New Three Phase Multilevel Inverter Topology with Reduced Number of Switches with Common Mode Voltage Elimination
    Hota, Arpan
    Jain, Sachin
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [44] Multilevel inverter with reduced number of switches
    Koshti, Amol K.
    Thorat, A. R.
    Bhattar, P. C. Tejasvi. L.
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [45] An Asymmetrical 19-Level Inverter with a Reduced Number of Switches and Capacitors
    Sagvand, Farzad
    Siahbalaee, Jafar
    Koochaki, Amangaldi
    ELECTRONICS, 2023, 12 (02)
  • [46] A novel structure for multi-level inverter with reduced components
    Hosseinpour, Majid
    Seifi, Ali
    Rahimian, Mohammad Mohsen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2160 - 2179
  • [47] Simulation Analysis of New Multilevel Inverter with Reduced Number of Switches
    Dhivakar, K.
    Thiyagarajan, V
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 443 - 448
  • [48] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches
    Prabaharan, N.
    Palanisamy, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
  • [49] Hybrid Multilevel Inverter with Reduced Switches Topology
    Das, Madan Kumar
    Sinha, Akanksha
    Jana, Kartick Chandra
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 302 - 307
  • [50] Novel Topology of Multi-level Inverter for higher Voltage Steps
    Mahato, Bidyut
    Mittal, Sudhanshu
    Nayak, Paresh Kumar
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), 2018, : 158 - 163
12345