New Multi-level Inverter Topology with Reduced Number of Switches

被引：0
|
作者：
Singh, Varsha [1 ]
Babu, Gubbala V. V. Rajendra [1 ]
Singh, V. P. [1 ]
机构：
[1] NIT Raipur, Dept Elect Engn, Raipur 492010, CG, India
来源：
2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1 | 2017年
关键词：
multi-level inverter (MLI); pulse width modulation (PWM); total harmonic distortion (THD; CONVERTERS;
D O I：
暂无
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
In this study, a new multilevel inverter topology using modified H bridge with reduced number of switches has been proposed which can be operated in "symmetric" or "asymmetric" modes. Higher number of levels leads to generation of a high quality with low Total Harmonic Distortion (THD) output voltage waveform. To increase number of voltage levels, for determination of magnitude of DC voltage sources three algorithms are proposed which are investigated and the most effective one is introduced. To verify operation of proposed topology, it is modeled and simulated in MATLAB/SIMULINK software as well as in hardware. Proper performance of proposed topology is confirmed by obtained experimental results.
引用
收藏
页码：462 / 467
页数：6
相关论文
共 50 条
  • [31] Reduced Switches Based Three-Phase Multi-Level Inverter for Grid Integration
    Salem, Ahmed
    Ahmed, Emad M.
    Ahmed, Mahrous
    Orabi, Mohamed
    Ben Abdelghani, Afef
    2015 6TH INTERNATIONAL RENEWABLE ENERGY CONGRESS (IREC), 2015,
  • [32] A New Seven Level Symmetric Inverter with Reduced Number of Switches and DC Sources
    Balamurugan, M.
    Prakash, Gnana M.
    Umashankar, S.
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [33] Analysis and Simulation of a New Topology of Single Phase Multi-level Inverter
    Karmakar, Sourav
    Roy, Tapas
    Sadhu, P. K.
    Mondal, Shouvik
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [34] Novel symmetric and asymmetric topology of multilevel inverter with reduced number of switches
    Reddy, Kelam Bala Muralidhar
    Pattnaik, Swapnajit
    2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 165 - 170
  • [35] Developing a Generalized Multi-Level Inverter with Reduced Number of Power Electronics Components
    Shayeghi, Hossein
    Seifi, Ali
    Hosseinpour, Majid
    Bizon, Nicu
    SUSTAINABILITY, 2022, 14 (09)
  • [36] New Switched-Multi-Source Inverter Topology with Optimum Number of Used Switches
    Luciano, Cristopher
    Aganah, Kennedy A.
    Ndoye, Mandoye
    Oni, Ben
    2018 IEEE PES/IAS POWERAFRICA CONFERENCE, 2018, : 414 - 419
  • [37] A Multilevel Inverter Topology with Reduced Switches
    Ahmad, Mafaz
    Ul Mehmood, Mussawir
    Nawaz, Habiba
    Umair, Muhammad
    Hussian, Qasim
    Raza, Muhammad Ahmed
    2018 IEEE 21ST INTERNATIONAL MULTI-TOPIC CONFERENCE (INMIC), 2018,
  • [38] New cascaded multilevel inverter topology with minimum number of switches
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) : 2761 - 2767
  • [39] Novel Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches for Photovoltaic Applications
    Mudadla, Dhananjaya
    Sandeep, N.
    Rao, G. Rama
    2015 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY, INFORMATION AND COMMUNICATION (ICCPEIC), 2015, : 123 - 128
  • [40] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Memon, Mudasir Ahmed
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
12345