Low Voltage LNA Implementations in 28 nm FD-SOI Technology for GNSS Applications

被引：0

作者：

Halauko, Aleh ^{[1
]}

Borejko, Tomasz ^{[1
]}

Pleskacz, Witold A. ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland

来源：

2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES) | 2015年

关键词：

LNA; FDSOI; UTBB; CMOS; RFIC; GNSS; GPS; Galileo; RF; back-gate; NF; wearables; IoT; CMOS; OPTIMIZATION; POWER;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper a comparison of four low noise amplifiers (LNAs), designed in fully depleted SOI 28 nm technology, has been presented. The objective of the presented work was to verify the usability of all kinds of MOSFET transistors that are available in UTBB for RF analog designs. The inductively degenerated cascodes were used in simulations. Such topology achieves high gain and low noise figure (NF). Simulated amplifiers were designed for a high sensitivity GNSS receiver, which operates in the Galileo/GPS E1/L1 band. The implemented circuits demonstrate the gain of 22.3 dB and the consumption current of 2.5 mA, with NF equal to 1.92 dB. For all amplifiers the supply voltage is 0.6 V and the silicon die estimated area is equal to 0.7 mm(2).

引用

页码：354 / 358

页数：5

共 50 条

[41] Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology
Qiao, Ning
Indiveri, Giacomo
2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
[42] Various RF Substrate Solutions for 22 nm FD-SOI Technology Targeting Cryogenic Applications
Vanbrabant, Martin
Rack, Martin
Lederer, Dimitri
Kilchytska, Valeriya
Raskin, Jean-Pierre
2024 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, IMS 2024, 2024, : 784 - 787
[43] Design-Space Exploration of Ultra-Low Power CMOS Logic Gates in a 28 nm FD-SOI Technology
Vohrmann, Marten
Geisler, Philippe
Jungeblut, Thorsten
Rueckert, Ulrich
2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
[44] Extended Comparative Analysis of Flip-Flop Architectures for Subthreshold Applications in 28 nm FD-SOI
Late, Even
Vatanjou, Ali Asghar
Ytterdal, Trond
Aunet, Snorre
MICROPROCESSORS AND MICROSYSTEMS, 2017, 48 : 11 - 20
[45] Low voltage Ripple Carry Adder with low-Granularity Dynamic Forward Back-Biasing in 28 nm UTBB FD-SOI
Taco, Ramiro
Levi, Itamar
Lanuzza, Marco
Fish, Alexander
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
[46] Total dose effects of 28nm FD-SOI CMOS transistors
Kuang, Yong
Bu, Jianhui
Li, Bo
Gao, Linchun
Liang, Chunping
Han, Zhengsheng
Luo, Jiajun
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
[47] Statistical Analysis of Dynamic Variability in 28nm FD-SOI MOSFETs
Ioannidis, E. G.
Haendler, S.
Theodorou, C. G.
Planes, N.
Dimitriadis, C. A.
Ghibaudo, G.
PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 214 - 217
[48] Design and Evaluation of a 10 GHz LNA with Balun and Diodes for HBM and CDM ESD Protection in 28 nm CMOS FD-SOI
Guedes, Thalis Da C.
Bourgeat, Johan
Barragan, Manuel J.
Duchamp, Jean-Marc
Ferrari, Philippe
2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 60 - 64
[49] RF Characterization of 28 nm FD-SOI Transistors Up To 220 GHz
Deng, Marina
Fregonese, Sebastien
Dormieu, Benjamin
Scheer, Patrick
De Matos, Magali
Zimmer, Thomas
2019 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2019,
[50] Analysis and Modeling of the Charge Collection Mechanism in 28-nm FD-SOI
Correas, V.
Nofal, I.
Cerba, J.
Monsieur, F.
Gasiot, G.
Alexandrescu, D.
Roche, P.
Gonella, R.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (08) : 1894 - 1899

← 1 2 3 4 5 →