Low Voltage LNA Implementations in 28 nm FD-SOI Technology for GNSS Applications

被引：0

作者：

Halauko, Aleh ^{[1
]}

Borejko, Tomasz ^{[1
]}

Pleskacz, Witold A. ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland

来源：

2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES) | 2015年

关键词：

LNA; FDSOI; UTBB; CMOS; RFIC; GNSS; GPS; Galileo; RF; back-gate; NF; wearables; IoT; CMOS; OPTIMIZATION; POWER;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper a comparison of four low noise amplifiers (LNAs), designed in fully depleted SOI 28 nm technology, has been presented. The objective of the presented work was to verify the usability of all kinds of MOSFET transistors that are available in UTBB for RF analog designs. The inductively degenerated cascodes were used in simulations. Such topology achieves high gain and low noise figure (NF). Simulated amplifiers were designed for a high sensitivity GNSS receiver, which operates in the Galileo/GPS E1/L1 band. The implemented circuits demonstrate the gain of 22.3 dB and the consumption current of 2.5 mA, with NF equal to 1.92 dB. For all amplifiers the supply voltage is 0.6 V and the silicon die estimated area is equal to 0.7 mm(2).

引用

页码：354 / 358

页数：5

共 50 条

[21] Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI
Taco, Ramiro
Levi, Itamar
Lanuzza, Marco
Fish, Alexander
SOLID-STATE ELECTRONICS, 2016, 117 : 185 - 192
[22] Assessment of 28 nm UTBB FD-SOI technology platform for RF applications: Figures of merit and effect of parasitic elements
Esfeh, B. Kazemi
Kilchytska, V.
Barral, V.
Planes, N.
Haond, M.
Flandre, D.
Raskin, J. -P.
SOLID-STATE ELECTRONICS, 2016, 117 : 130 - 137
[23] Effects of the On-Die Decoupling Capacitors on the EME Performance in 28 nm FD-SOI Technology
Rotigni, Mario
Merlo, Mauro
Sanna, Aurora
Colombo, Paolo
Castellan, Renato
Liberali, Valentino
Barletta, Andrea
DeChecchi, Roberto
Skytte, Kristoffer Sander
2019 12TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2019), 2019, : 78 - 80
[24] Architecture optimization of SPAD integrated in 28 nm FD-SOI CMOS technology to reduce the DCR
Issartel, D.
Gao, S.
Pittet, P.
Cellier, R.
Golanski, D.
Cathelin, A.
Calmon, F.
SOLID-STATE ELECTRONICS, 2022, 191
[25] Electronic circuit design for RF energy harvesting using 28 nm FD-SOI technology
Awad, M.
Benech, P.
Duchamp, J. M.
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2018, 60 (06) : 1349 - 1353
[26] Avalanche Transient Simulations of SPAD integrated in 28nm FD-SOI CMOS Technology
Issartel, D.
Gao, S.
Hagen, S.
Pittet, P.
Cellier, R.
Golanski, D.
Cathelin, A.
Calmon, F.
2021 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2021,
[27] A Low-Power Low-Voltage Down-Conversion Mixer for 5G Applications at 28 GHz in 22-nm FD-SOI CMOS Technology
Testa, Paolo Valerio
Szilagyi, Laszlo
Xu, Xin
Carta, Corrado
Ellinger, Frank
2020 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2020, : 911 - 913
[28] Temperature dependence of ESD effects on 28 nm FD-SOI MOSFETs
Xiao, Yiping
Liu, Chaoming
Zhang, Yanqing
Qi, Chunhua
Ma, Guoliang
Wang, Tianqi
Huo, Mingxue
ENGINEERING REPORTS, 2024, 6 (03)
[29] Reconfigurable NAND/NOR logic gates in 28 nm HKMG and 22 nm FD-SOI FeFET technology
Breyer, E. T.
Mulaosmanovic, H.
Mikolajick, T.
Slesazeck, S.
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[30] Study of threshold voltage extraction from room temperature down to 4.2 K on 28 nm FD-SOI CMOS technology
Berlingard, Quentin
Lugo-Alvarez, Jose
Bawedin, Maryline
Contamin, Lauriane
Galy, Philippe
De Franceschi, Silvano
Meunier, Tristan
Vinet, Maud
Gaillard, Fred
Casse, Mikael
SOLID-STATE ELECTRONICS, 2022, 194

← 1 2 3 4 5 →