Evaluation of Cu/Ni/SnAg Microbump Bonding Processes for Thin-chip-on-chip Package using a Wafer-level Underfill Film

被引:0
|
作者
Lee, Chang-Chun [1 ]
Yang, Tsung-Fu [2 ]
Kao, Kuo-Shu [3 ]
Cheng, Ren-Chin [3 ]
Zhan, Chau-Jie [3 ]
Chen, Tai-Hong [3 ]
机构
[1] Chung Yuan Christian Univ, Dept Mech Engn, 200 Chungpei Rd, Chungli 32023, Taoyuan County, Taiwan
[2] Topco Sci Co LTD, Elect Div, Business Grp 3, Chungli, Taoyuan County, Taiwan
[3] Ind Technol Res Inst 195 Sec 4, Elect & Optoelectron Res Labs, Assembly & Reliabil Technol Dept, Hsinchu 31040, Taiwan
关键词
Underfill bonding process; Microbumps; Warpage; FEA; 3D ICs; FLIP-CHIP;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
Three-dimension (3D) integration provides a promising approach to build complex microsystems through bonding and interconnection of individually optimized device layers without sacrificing system performance. The use of traditional underfill processes is expected to suffer an arduous challenge as the filled gap of a large scale chip is narrowed down to several micrometers. Consequently, the subsequent reliability of mirobump joints and the relative assembly compatibility of stacked chips of 3D integrated circuits (ICs) packages are therefore deteriorated. To resolve the foregoing critical issue, a novel technology of wafer-level underfill film (WLUF) is developed. The concerned steps like alignment of WLUF coated chip to substrate chip and voids elimination to make this technology work are demonstrated. However, the co-planarity of stacked thin chips after assembling with WLUF is an urgent problem and needs to understand in detail. For this reason, this research presents a non-linear finite element analysis (FEA) with process-oriented simulated technique to estimate the warpage of stacked thin chips. On account of experimental validation, the effects of several key designed factors on the thermo-mechanical behavior of chip-on-chip package under various bonding forces are investigated. The most important findings from analytic results indicate that with a consideration of chip thickness thinner than 50 mu m at the outermost region of packaging structure without microbumps, a about 2 mu m of gap betweens chips is significantly reduced. The above-mentioned phenomenon is attributed to a major structural support at the purlieus of chip only come from WLUF is extremely weak when a uniform bonding pressures is loaded. It is also found that the following cooling procedure of WLUF would further aggravate the warpage magnitude of stacked thin chips. All the results shown in the work could be as a guideline while the bonding reliability as well as the design of structural optimization for packaging assemblies with WLUF is further improved.
引用
收藏
页码:385 / 391
页数:7
相关论文
共 37 条
  • [1] Development of Cu/Ni/SnAg Microbump Bonding Processes for Thin Chip-on-Chip Packages Via Wafer-Level Underfill Film
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Zhan, Chau-Jie
    Chen, Tai-Hong
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (09): : 1412 - 1419
  • [2] Evaluation of Cu/SnAg microbump bonding processes for 3D integration using wafer-level underfill film
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Chang, Jing-Yao
    Zhan, Chau-Jie
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2012, 24 (04) : 287 - 293
  • [3] Assembly Analysis of Cu/Ni/SnAg Microbump for Stacking Thin Chips in a Fine Pitch Package Using a Wafer-level Underfill
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Zhan, Chau-Jie
    14TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP 2012), 2012,
  • [4] Thin-Film-Flip-Chip LEDs Grown on Si Substrate Using Wafer-Level Chip-Scale Package
    Lee, Keon Hwa
    Asadirad, Mojtaba
    Shervin, Shahab
    Oh, Seung Kyu
    Oh, Jeong Tak
    Song, June-O
    Moon, Yong-Tae
    Ryou, Jae-Hyun
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2016, 28 (18) : 1956 - 1959
  • [5] Visible Light-Emitting Diodes With Thin-Film-Flip-Chip-Based Wafer-Level Chip-Scale Package Technology Using Anisotropic Conductive Film Bonding
    Lee, Keon Hwa
    Kim, Seung Hwan
    Lim, Woo-Sik
    Song, June-O
    Ryou, Jae-Hyun
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (07) : 702 - 704
  • [6] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package
    K.-O. Lee
    Journal of Electronic Materials, 2012, 41 : 706 - 711
  • [7] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package
    Lee, K-O.
    JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (04) : 706 - 711
  • [8] Assembly and Reliability Assessment of 50μm-thick Chip Stacking by Wafer-level Underfill Film
    Kao, Kuo-Shu
    Cheng, Ren-Shin
    Zhan, Chau-Jie
    Chang, Jing-Yao
    Yang, Tsung-Fu
    Huang, Shin-Yi
    Fan, Chia-Wen
    Chen, Su-Mei
    Chung, Su-Ching
    Lu, Yu-Lan
    Wu, Mei-Lun
    Chen, Tai-Hung
    2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [9] On-chip high-Q inductor using wafer-level chip-scale package technology
    Yang, Hsueh-An
    Wang, Chen-Chao
    Zheng, Po-Jen
    Wang, Wei-Chung
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
  • [10] Reliability estimation and failure mode prediction for 3D chip stacking package with the application of wafer-level underfill
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Wu, Chih-Sheng
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Chen, Tai-Hong
    MICROELECTRONIC ENGINEERING, 2013, 107 : 107 - 113