共 37 条
- [31] Impact of Isothermal Aging and Sn Grain Orientation on the Long-Term Reliability of Wafer-Level Chip-Scale Package Sn-Ag-Cu Solder Interconnects IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (03): : 496 - 501
- [32] Microfabrication of ultrahigh density wafer-level thin film compliant interconnects for through-silicon-via based chip stacks (vol 24, pg 1780, 2006) JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2007, 25 (01): : 292 - 292
- [34] Study of Three-Dimensional Small Chip Stacking Using Low Cost Wafer-Level Micro-bump/B-Stage Adhesive Film Hybrid Bonding and Via-Last TSVs Journal of Electronic Materials, 2018, 47 : 7544 - 7557
- [35] Optimization and Characterization of Low-Temperature Wafer-Level Hybrid Bonding Using Photopatternable Dry Film Adhesive and Symmetric Micro Cu Pillar Solder Bumps IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (10): : 1855 - 1862
- [37] High-Q on-chip inductors using thin-film wafer level packaging technology demonstrated on a 90nm RF-CMOS 5GHz VCO 35TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2005, : 77 - 80