Evaluation of Cu/Ni/SnAg Microbump Bonding Processes for Thin-chip-on-chip Package using a Wafer-level Underfill Film

被引:0
|
作者
Lee, Chang-Chun [1 ]
Yang, Tsung-Fu [2 ]
Kao, Kuo-Shu [3 ]
Cheng, Ren-Chin [3 ]
Zhan, Chau-Jie [3 ]
Chen, Tai-Hong [3 ]
机构
[1] Chung Yuan Christian Univ, Dept Mech Engn, 200 Chungpei Rd, Chungli 32023, Taoyuan County, Taiwan
[2] Topco Sci Co LTD, Elect Div, Business Grp 3, Chungli, Taoyuan County, Taiwan
[3] Ind Technol Res Inst 195 Sec 4, Elect & Optoelectron Res Labs, Assembly & Reliabil Technol Dept, Hsinchu 31040, Taiwan
关键词
Underfill bonding process; Microbumps; Warpage; FEA; 3D ICs; FLIP-CHIP;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
Three-dimension (3D) integration provides a promising approach to build complex microsystems through bonding and interconnection of individually optimized device layers without sacrificing system performance. The use of traditional underfill processes is expected to suffer an arduous challenge as the filled gap of a large scale chip is narrowed down to several micrometers. Consequently, the subsequent reliability of mirobump joints and the relative assembly compatibility of stacked chips of 3D integrated circuits (ICs) packages are therefore deteriorated. To resolve the foregoing critical issue, a novel technology of wafer-level underfill film (WLUF) is developed. The concerned steps like alignment of WLUF coated chip to substrate chip and voids elimination to make this technology work are demonstrated. However, the co-planarity of stacked thin chips after assembling with WLUF is an urgent problem and needs to understand in detail. For this reason, this research presents a non-linear finite element analysis (FEA) with process-oriented simulated technique to estimate the warpage of stacked thin chips. On account of experimental validation, the effects of several key designed factors on the thermo-mechanical behavior of chip-on-chip package under various bonding forces are investigated. The most important findings from analytic results indicate that with a consideration of chip thickness thinner than 50 mu m at the outermost region of packaging structure without microbumps, a about 2 mu m of gap betweens chips is significantly reduced. The above-mentioned phenomenon is attributed to a major structural support at the purlieus of chip only come from WLUF is extremely weak when a uniform bonding pressures is loaded. It is also found that the following cooling procedure of WLUF would further aggravate the warpage magnitude of stacked thin chips. All the results shown in the work could be as a guideline while the bonding reliability as well as the design of structural optimization for packaging assemblies with WLUF is further improved.
引用
收藏
页码:385 / 391
页数:7
相关论文
共 37 条
  • [21] Gold embrittlement of solder joints in wafer-level chip-scale package on printed circuit board with Ni/Au surface finish
    Huang, Xingjia
    Lee, S. W. Ricky
    Li, Ming
    Chen, William T.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (03): : 185 - 191
  • [22] A CMOS Voltage-Controlled Oscillator using high-Q on-chip inductor implemented in a wafer-level package
    Yoon, SW
    Pinel, S
    Laskar, J
    2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, : 1357 - 1360
  • [23] Performance Optimization of FBAR Filters with Wafer-Level Chip-Scale Package Using Embedded Matching Inductors on Multilayer PCB
    Yu, Huaiqiang
    Wang, Xi
    Peng, Xiao
    Zhang, Lei
    Jiang, Pingying
    Zhao, Xuemei
    Deng, Like
    Ma, Jinyi
    2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP, 2022,
  • [24] Microfabrication of ultrahigh density wafer-level thin film compliant interconnects for through-silicon-via based chip stacks
    Arunasalam, Parthiban
    Ackler, Harold D.
    Sammakia, Bahgat G.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (04): : 1780 - 1784
  • [25] On-Chip S-Shaped Rat-Race Balun for Millimeter-Wave Band Using Wafer-Level Chip-Size Package Process
    Inui, Chiaki
    Manzawa, Yasuo
    Fujishima, Minoru
    2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 32 - 35
  • [26] Co-sputtered Cu(Ti) thin alloy film for formation of Cu diffusion and chip-level bonding
    Lin, Po Chen
    Chen, Hao
    Hsieh, Hsien-Chien
    Tseng, Tsan-Hsien
    Lee, Hsin Yi
    Wu, Albert T.
    MATERIALS CHEMISTRY AND PHYSICS, 2018, 211 : 17 - 22
  • [27] Innovative Fabrication of Wafer-Level InGaN-Based Thin-Film Flip-Chip Light-Emitting Diodes
    Chiang, Yen-Chih
    Lin, Bing-Cheng
    Chen, Kuo-Ju
    Lin, Chien-Chung
    Lee, Po-Tsung
    Kuo, Hao-Chung
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2015, 27 (13) : 1457 - 1460
  • [28] Impact of Microstructure Evolution on the Long-Term Reliability of Wafer-Level Chip-Scale Package Sn-Ag-Cu Solder Interconnects
    Lee, Tae-Kyu
    Xie, Weidong
    Tsai, Michael
    Sheikh, Mohamed D.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (10): : 1594 - 1603
  • [29] A Full E-band Low Noise Amplifier Realized by Using Novel Wafer-Level Chip Size Package Technology Suitable for Reliable Flip-chip Reflow-Soldering
    Kawasaki, T.
    Kubota, M.
    Tsukashima, K.
    Tokumitsu, T.
    Hasegawa, Y.
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [30] Study of Low Temperature and High Heat-Resistant Fluxless Bonding via Nanoscale Thin Film Control toward Wafer-Level Multiple Chip Stacking for 3D LSI
    Morinaga, Eiji
    Oka, Yuichi
    Nishimori, Hiroaki
    Miyagawa, Haruhiko
    Satoh, Ryohei
    Iwata, Yoshiharu
    Kanezaki, Ryota
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 14 - 19