共 37 条
- [21] Gold embrittlement of solder joints in wafer-level chip-scale package on printed circuit board with Ni/Au surface finish IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (03): : 185 - 191
- [22] A CMOS Voltage-Controlled Oscillator using high-Q on-chip inductor implemented in a wafer-level package 2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, : 1357 - 1360
- [23] Performance Optimization of FBAR Filters with Wafer-Level Chip-Scale Package Using Embedded Matching Inductors on Multilayer PCB 2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP, 2022,
- [24] Microfabrication of ultrahigh density wafer-level thin film compliant interconnects for through-silicon-via based chip stacks JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (04): : 1780 - 1784
- [25] On-Chip S-Shaped Rat-Race Balun for Millimeter-Wave Band Using Wafer-Level Chip-Size Package Process 2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 32 - 35
- [28] Impact of Microstructure Evolution on the Long-Term Reliability of Wafer-Level Chip-Scale Package Sn-Ag-Cu Solder Interconnects IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (10): : 1594 - 1603
- [29] A Full E-band Low Noise Amplifier Realized by Using Novel Wafer-Level Chip Size Package Technology Suitable for Reliable Flip-chip Reflow-Soldering 2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
- [30] Study of Low Temperature and High Heat-Resistant Fluxless Bonding via Nanoscale Thin Film Control toward Wafer-Level Multiple Chip Stacking for 3D LSI 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 14 - 19