Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package

被引:7
|
作者
Lee, K-O. [1 ,2 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Mat Sci & Engn, Taejon, South Korea
[2] Intel Corp, Chandler, AZ 85226 USA
关键词
Benzocyclobutene (BCB); thermomechanical reliability; photolithography; wafer-level chip-size package;
D O I
10.1007/s11664-012-1944-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new wafer-level chip-scale package process for high-performance, low-cost packaging has been developed based on passivation with low dielectric constant. This process is simpler and shorter when using permanent photosensitive benzocyclobutene (BCB) compared with the conventional process. However, cracks nucleating on the BCB cause serious reliability problems. The major reasons for cracking of the BCB layer seem to be both thermal stress and a shortage of BCB cross-linking agent (cyclobutene). The stress was reduced by optimizing the thickness of the BCB layer and the underlying stress buffer layer. The BCB cracking resistance was improved by creating more cross-linking agent at the final curing process through modification of the photolithography processes.
引用
收藏
页码:706 / 711
页数:6
相关论文
共 50 条
  • [1] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package
    K.-O. Lee
    [J]. Journal of Electronic Materials, 2012, 41 : 706 - 711
  • [2] Wafer-level chip size package (WL-CSP)
    Töpper, M
    Fehlberg, S
    Scherpinski, K
    Karduck, C
    Glaw, V
    Heinricht, K
    Coskina, P
    Ehrmann, O
    Reichl, H
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 233 - 238
  • [3] Chip size packages with wafer-level ball attach and their reliability
    Cergel, L
    Wetz, L
    Keser, B
    White, J
    [J]. ASDAM '02, CONFERENCE PROCEEDINGS, 2002, : 27 - 30
  • [4] Aging study on interfacial microstructure and solder-ball shear strength of a wafer-level chip-size package with Au/Ni metallization on a Cu pad
    Chang, KC
    Chiang, KN
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2004, 33 (11) : 1373 - 1380
  • [5] Aging study on interfacial microstructure and solder-ball shear strength of a wafer-level chip-size package with Au/Ni metallization on a Cu pad
    Kuo-Chin Chang
    Kuo-Ning Chiang
    [J]. Journal of Electronic Materials, 2004, 33 : 1373 - 1380
  • [6] On-Chip S-Shaped Rat-Race Balun for Millimeter-Wave Band Using Wafer-Level Chip-Size Package Process
    Inui, Chiaki
    Manzawa, Yasuo
    Fujishima, Minoru
    [J]. 2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 32 - 35
  • [7] Wafer-level MEMS Package and Its Reliability Issues
    Tanaka, Shuji
    Esashi, Masayoshi
    [J]. 2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [8] Innovative Solution for Analyzing Wafer-Level Chip Scale Package
    Jimenez, Benedict
    Lupena, Francis Nikolai
    [J]. 2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [9] Ultrathin wafer level chip size package
    Badihi, A
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 212 - 214
  • [10] Chip-size package technology for semiconductors
    Tessera, San Jose, United States
    [J]. Microwave J, 5 (280, 283, 285, 287, 290, 292, 294):