共 50 条
- [2] Through-substrate trenches for RF isolation in wafer-level chip-scale package [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 13 - 17
- [3] On-chip high-Q inductor using wafer-level chip-scale package technology [J]. 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
- [7] On-chip isolation in wafer-level chip-scale packages: Substrate thinning and circuit partitioning by trenches [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 768 - 773
- [8] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5531 - 5535
- [9] Silicon Based Wafer-level Packaging for Flip-chip LEDs [J]. 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,