Thin-Film-Flip-Chip LEDs Grown on Si Substrate Using Wafer-Level Chip-Scale Package

被引:10
|
作者
Lee, Keon Hwa [1 ,2 ]
Asadirad, Mojtaba [3 ]
Shervin, Shahab [3 ]
Oh, Seung Kyu [2 ,4 ]
Oh, Jeong Tak [1 ]
Song, June-O [1 ]
Moon, Yong-Tae [1 ]
Ryou, Jae-Hyun [5 ]
机构
[1] LG Innotek Co Ltd, Dept LED Business, Paju 413901, South Korea
[2] Univ Houston, Dept Mech Engn, Houston, TX 77204 USA
[3] Univ Houston, Mat Sci & Engn Program, Houston, TX 77204 USA
[4] Sunchon Natl Univ, Dept Printed Elect Engn, Sunchon 540742, South Korea
[5] Univ Houston, Texas Ctr Superconduct, Mat Sci & Engn Program, Dept Mech Engn, Houston, TX 77204 USA
关键词
Anisotropic conductive film (ACF); thin film flip chip (TFFC); wafer-level chip-scale package (WLCSP); curvature-control region; gallium-nitride-on-silicon (GaN-on-Si); LIGHT-EMITTING-DIODES; GAN;
D O I
10.1109/LPT.2016.2580039
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Demonstrated are visible GaN-based light-emitting diodes (LEDs) on economical large-area Si substrates using an advanced device and packaging architecture to improve optical output power, while reducing manufacturing costs. The process employs thin-film-flip-chip devices and wafer-level chip-scale packages and uses through-Si-via substrate and anisotropic conductive film for bonding. The improved curvature control region is applied in the epitaxial growth of the LED structure on a Si substrate to achieve flat wafers for epitaxial structures at room temperature, which is critical for wafer-level bonding. External quantum efficiency and light-output power at 350 mA increase by similar to 12% compared with those of conventional flip-chip LEDs grown on a sapphire substrate. The devices also show a reverse-bias leakage current failure rate of <10%.
引用
收藏
页码:1956 / 1959
页数:4
相关论文
共 50 条
  • [1] Visible Light-Emitting Diodes With Thin-Film-Flip-Chip-Based Wafer-Level Chip-Scale Package Technology Using Anisotropic Conductive Film Bonding
    Lee, Keon Hwa
    Kim, Seung Hwan
    Lim, Woo-Sik
    Song, June-O
    Ryou, Jae-Hyun
    [J]. IEEE ELECTRON DEVICE LETTERS, 2015, 36 (07) : 702 - 704
  • [2] Through-substrate trenches for RF isolation in wafer-level chip-scale package
    Sinaga, SM
    Polyakov, A
    Bartek, M
    Burghartz, JN
    [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 13 - 17
  • [3] On-chip high-Q inductor using wafer-level chip-scale package technology
    Yang, Hsueh-An
    Wang, Chen-Chao
    Zheng, Po-Jen
    Wang, Wei-Chung
    [J]. 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
  • [4] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
    Guo, Ping
    Meng, Hongling
    Dan, Lin
    Zhao, Jianye
    [J]. IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
  • [5] On-chip high-Q variable inductor using wafer-level chip-scale package technology
    Okada, Kenichi
    Sugawara, Hirotaka
    Ito, Hiroyuki
    Itoi, Kazuhisa
    Sato, Masakazu
    Abe, Hiroshi
    Ito, Tatsuya
    Masu, Kazuya
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2401 - 2406
  • [6] Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package
    Wang, Kai-Li
    Lin, Bing-Yang
    Wu, Cheng-Wen
    Lee, Mincent
    Chen, Hao
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    [J]. IEEE DESIGN & TEST, 2017, 34 (03) : 50 - 58
  • [7] On-chip isolation in wafer-level chip-scale packages: Substrate thinning and circuit partitioning by trenches
    Sinaga, SM
    Polyakov, A
    Bartek, M
    Burghartz, JN
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 768 - 773
  • [8] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging
    Lee, HY
    Kwon, YS
    Song, YT
    Park, JY
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5531 - 5535
  • [9] Silicon Based Wafer-level Packaging for Flip-chip LEDs
    Chen, Dong
    Zhang, Li
    Chen, Haijie
    Tan, K. H.
    Lai, C. M.
    [J]. 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [10] Cyclic bending reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Wang, Tong Hong
    Tsai, Han-Hui
    Jen, Ming-Hwa R.
    [J]. MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 111 - 117