Thin-Film-Flip-Chip LEDs Grown on Si Substrate Using Wafer-Level Chip-Scale Package

被引:10
|
作者
Lee, Keon Hwa [1 ,2 ]
Asadirad, Mojtaba [3 ]
Shervin, Shahab [3 ]
Oh, Seung Kyu [2 ,4 ]
Oh, Jeong Tak [1 ]
Song, June-O [1 ]
Moon, Yong-Tae [1 ]
Ryou, Jae-Hyun [5 ]
机构
[1] LG Innotek Co Ltd, Dept LED Business, Paju 413901, South Korea
[2] Univ Houston, Dept Mech Engn, Houston, TX 77204 USA
[3] Univ Houston, Mat Sci & Engn Program, Houston, TX 77204 USA
[4] Sunchon Natl Univ, Dept Printed Elect Engn, Sunchon 540742, South Korea
[5] Univ Houston, Texas Ctr Superconduct, Mat Sci & Engn Program, Dept Mech Engn, Houston, TX 77204 USA
关键词
Anisotropic conductive film (ACF); thin film flip chip (TFFC); wafer-level chip-scale package (WLCSP); curvature-control region; gallium-nitride-on-silicon (GaN-on-Si); LIGHT-EMITTING-DIODES; GAN;
D O I
10.1109/LPT.2016.2580039
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Demonstrated are visible GaN-based light-emitting diodes (LEDs) on economical large-area Si substrates using an advanced device and packaging architecture to improve optical output power, while reducing manufacturing costs. The process employs thin-film-flip-chip devices and wafer-level chip-scale packages and uses through-Si-via substrate and anisotropic conductive film for bonding. The improved curvature control region is applied in the epitaxial growth of the LED structure on a Si substrate to achieve flat wafers for epitaxial structures at room temperature, which is critical for wafer-level bonding. External quantum efficiency and light-output power at 350 mA increase by similar to 12% compared with those of conventional flip-chip LEDs grown on a sapphire substrate. The devices also show a reverse-bias leakage current failure rate of <10%.
引用
收藏
页码:1956 / 1959
页数:4
相关论文
共 50 条
  • [21] Performance Optimization of FBAR Filters with Wafer-Level Chip-Scale Package Using Embedded Matching Inductors on Multilayer PCB
    Yu, Huaiqiang
    Wang, Xi
    Peng, Xiao
    Zhang, Lei
    Jiang, Pingying
    Zhao, Xuemei
    Deng, Like
    Ma, Jinyi
    [J]. 2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP, 2022,
  • [22] Evaluation of Cu/Ni/SnAg Microbump Bonding Processes for Thin-chip-on-chip Package using a Wafer-level Underfill Film
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Zhan, Chau-Jie
    Chen, Tai-Hong
    [J]. 2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 385 - 391
  • [23] A Flexible Interconnect Technology Demonstrated on a Wafer-Level Chip Scale Package
    Yang, S. C.
    Wu, C. J.
    Hsiao, Y. L.
    Tung, C. H.
    Yu, Doug C. H.
    [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 859 - 864
  • [24] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108
  • [25] Investigation of electromigration reliability of redistribution lines in wafer-level chip-scale packages
    Kao, Chin-Li
    Chen, Tei-Chen
    Lai, Yi-Shao
    Chiu, Ying-Ta
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (11) : 2471 - 2478
  • [26] Ball impact responses and failure analysis of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chang, Hsiao-Chuan
    Kao, Chin-Li
    [J]. EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 179 - 184
  • [27] Wafer-level chip-scale packaging for low-end RF products
    Bartek, M
    Zilber, B
    Teomin, D
    Polyakov, A
    Sinaga, S
    Mendes, PM
    Burghartz, JN
    [J]. 2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 41 - 44
  • [28] Reliability and characteristics of wafer-level chip-scale packages under current stress
    Chen, Po-Ying
    Kung, Heng-Yu
    Lai, Yi-Shao
    Tsai, Ming Hsiung
    Yeh, Wen-Kuan
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (02) : 819 - 823
  • [29] Solder wetting in a wafer-level flip chip assembly
    Lu, J
    Busch, SC
    Baldwin, DF
    [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 372 - 377
  • [30] Wafer-Level Flip Chip enabled with solid underfill
    Gilleo, K
    Blumel, D
    [J]. 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 128 - 133