共 50 条
- [21] Performance Optimization of FBAR Filters with Wafer-Level Chip-Scale Package Using Embedded Matching Inductors on Multilayer PCB [J]. 2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP, 2022,
- [22] Evaluation of Cu/Ni/SnAg Microbump Bonding Processes for Thin-chip-on-chip Package using a Wafer-level Underfill Film [J]. 2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 385 - 391
- [23] A Flexible Interconnect Technology Demonstrated on a Wafer-Level Chip Scale Package [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 859 - 864
- [26] Ball impact responses and failure analysis of wafer-level chip-scale packages [J]. EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 179 - 184
- [27] Wafer-level chip-scale packaging for low-end RF products [J]. 2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 41 - 44
- [29] Solder wetting in a wafer-level flip chip assembly [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 372 - 377
- [30] Wafer-Level Flip Chip enabled with solid underfill [J]. 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 128 - 133