共 50 条
- [41] Failure Mechanisms of Boards in a Thin Wafer Level Chip Scale Package [J]. PROCEEDINGS OF THE 2017 SIXTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS ITHERM 2017, 2017, : 1099 - 1105
- [42] Challenges of thin core substrate flip chip package on advanced Si nodes [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 22 - +
- [43] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package [J]. Journal of Electronic Materials, 2012, 41 : 706 - 711
- [45] Wafer-level chip size package (WL-CSP) [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 233 - 238
- [46] Gold embrittlement of solder joints in wafer-level chip-scale package on printed circuit board with Ni/Au surface finish [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (03): : 185 - 191
- [48] A 5.2 GHz CMOS low noise amplifier with high-Q inductors embedded in wafer-level chip-scale package [J]. 2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS, 2007, : 34 - +
- [49] Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1502 - 1508
- [50] Design and stacking of an extremely thin chip-scale package [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1095 - 1100