Thin-Film-Flip-Chip LEDs Grown on Si Substrate Using Wafer-Level Chip-Scale Package

被引:10
|
作者
Lee, Keon Hwa [1 ,2 ]
Asadirad, Mojtaba [3 ]
Shervin, Shahab [3 ]
Oh, Seung Kyu [2 ,4 ]
Oh, Jeong Tak [1 ]
Song, June-O [1 ]
Moon, Yong-Tae [1 ]
Ryou, Jae-Hyun [5 ]
机构
[1] LG Innotek Co Ltd, Dept LED Business, Paju 413901, South Korea
[2] Univ Houston, Dept Mech Engn, Houston, TX 77204 USA
[3] Univ Houston, Mat Sci & Engn Program, Houston, TX 77204 USA
[4] Sunchon Natl Univ, Dept Printed Elect Engn, Sunchon 540742, South Korea
[5] Univ Houston, Texas Ctr Superconduct, Mat Sci & Engn Program, Dept Mech Engn, Houston, TX 77204 USA
关键词
Anisotropic conductive film (ACF); thin film flip chip (TFFC); wafer-level chip-scale package (WLCSP); curvature-control region; gallium-nitride-on-silicon (GaN-on-Si); LIGHT-EMITTING-DIODES; GAN;
D O I
10.1109/LPT.2016.2580039
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Demonstrated are visible GaN-based light-emitting diodes (LEDs) on economical large-area Si substrates using an advanced device and packaging architecture to improve optical output power, while reducing manufacturing costs. The process employs thin-film-flip-chip devices and wafer-level chip-scale packages and uses through-Si-via substrate and anisotropic conductive film for bonding. The improved curvature control region is applied in the epitaxial growth of the LED structure on a Si substrate to achieve flat wafers for epitaxial structures at room temperature, which is critical for wafer-level bonding. External quantum efficiency and light-output power at 350 mA increase by similar to 12% compared with those of conventional flip-chip LEDs grown on a sapphire substrate. The devices also show a reverse-bias leakage current failure rate of <10%.
引用
收藏
页码:1956 / 1959
页数:4
相关论文
共 50 条
  • [41] Failure Mechanisms of Boards in a Thin Wafer Level Chip Scale Package
    Rajmane, Pavan
    Khan, Hassaan Ahmad
    Doiphode, Aniruddha
    Rahangdale, Unique
    Agonafer, Dereje
    Lohia, Alok
    Kummerl, Steven
    Nguyen, Luu
    [J]. PROCEEDINGS OF THE 2017 SIXTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS ITHERM 2017, 2017, : 1099 - 1105
  • [42] Challenges of thin core substrate flip chip package on advanced Si nodes
    Chiu, Christine
    Chang, K. C.
    Wang, Jones
    Lee, C. H.
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 22 - +
  • [43] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package
    K.-O. Lee
    [J]. Journal of Electronic Materials, 2012, 41 : 706 - 711
  • [44] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package
    Lee, K-O.
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (04) : 706 - 711
  • [45] Wafer-level chip size package (WL-CSP)
    Töpper, M
    Fehlberg, S
    Scherpinski, K
    Karduck, C
    Glaw, V
    Heinricht, K
    Coskina, P
    Ehrmann, O
    Reichl, H
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 233 - 238
  • [46] Gold embrittlement of solder joints in wafer-level chip-scale package on printed circuit board with Ni/Au surface finish
    Huang, Xingjia
    Lee, S. W. Ricky
    Li, Ming
    Chen, William T.
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (03): : 185 - 191
  • [47] Structural design optimization for board-level drop reliability of wafer-level chip-scale packages
    Tsai, Tsung-Yueh
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chen, Rong-Sheng
    [J]. MICROELECTRONICS RELIABILITY, 2008, 48 (05) : 757 - 762
  • [48] A 5.2 GHz CMOS low noise amplifier with high-Q inductors embedded in wafer-level chip-scale package
    Fukuda, Satoshi
    Ito, Hiroyuki
    Itoi, Kazuhisa
    Sato, Masakazu
    Ito, Tatsuya
    Yamauchi, Ryozo
    Okada, Kenichi
    Masu, Kazuya
    [J]. 2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS, 2007, : 34 - +
  • [49] Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance
    Lee, Tae-Kyu
    Xie, Weidong
    Perng, Steven
    Ibe, Edward
    Loh, Karl
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1502 - 1508
  • [50] Design and stacking of an extremely thin chip-scale package
    Yoshida, A
    Ishibashi, K
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1095 - 1100