Simulated Annealing Based Selective Harmonic Elimination for Multi-level Inverter

被引：8

作者：

Kumar, N. Vinoth ^{[1
]}

Chinnaiyan, V. Kumar ^{[2
]}

Pradish, M. ^{[1
]}

Karthikeyan, S. Prabhakar ^{[1
]}

机构：

[1] Cent Power Res Inst, Bangalore, Karnataka, India

[2] KPR Inst Engn & Technol, Coimbatore, Tamil Nadu, India

来源：

FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ) | 2017年 / 117卷

关键词：

THD; power quality; multilevel inverter; selective harmonics elimination;

D O I：

10.1016/j.egypro.2017.05.203

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Several modulation techniques like Pulse Width Modulation (PWM), space vector modulation (SVM), Selective harmonic elimination (SHE) are developed for multilevel inverters to improve the quality of power. SHE technique is found to be best in comparison with other techniques for high power applications due to less switching losses and eliminates the lower order harmonics. In this paper, Simulated Annealing (SA) based technique is proposed to optimize the switching angles which reduces total harmonics distortion (THD). It is found that the proposed work shows better performance than the existing algorithms such as particle swarm optimization and cuckoo search. The experimental work is carried out for the seven level inverter and the results are validated practically. (C) 2017 The Authors. Published by Elsevier Ltd.

引用

页码：855 / 861

页数：7

共 50 条

[31] Selective harmonic elimination for a cascade multilevel inverter
Tang, Tianhao
Han, Jingang
Tan, Xinyuan
2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 977 - +
[32] Simulated annealing for a multi-level nurse rostering problem in hemodialysis service
Liu, Zhenyuan
Liu, Zaisheng
Zhu, Zhipeng
Shen, Yindong
Dong, Junwu
APPLIED SOFT COMPUTING, 2018, 64 : 148 - 160
[33] Multi Carrier PWM and Selective Harmonic Elimination technique for Cascade Multilevel Inverter
Gupta, Hemant
Yadav, Arvind
Maurya, Sanjay
PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 98 - 102
[34] Harmonic Elimination in a Five Level Multilevel Inverter
Prajapati, Pratik
Jayaraman, Meenakshi
Sreedevi, V. T.
2016 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2016,
[35] An Initial Solution Based Selective Harmonic Elimination Method for Multilevel Inverter
Kala P.
Sharma A.
Jately V.
Joshi J.
Yang Y.
CPSS Transactions on Power Electronics and Applications, 2024, 9 (01): : 63 - 78
[36] RTC Based Solar Power Multi-Level Inverter
Kurian, Geevarghese Mathew
Jeyanthy, Aruna
Devaraj, D.
Anilkumar, P. G.
2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 1875 - 1880
[37] A Single-Phase Dual Frequency Inverter Based on Multi-Frequency Selective Harmonic Elimination
Zhao, Chongwen
Costinett, Daniel
Trento, Brad
Friedrichs, Daniel
APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 3577 - 3584
[38] Multi-level inverter connected to the grid with harmonic mitigation for photovoltaic power injection
Urquijo Ramos, Francisco Raon
Perez Ramirez, Javier
Beristain Jimenez, Jose Antonio
Hernandez L, Jesus H.
2017 IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC), 2017,
[39] Performance Analysis of Harmonic-Reduced Modified PUC Multi-Level Inverter Based on an MPC Algorithm
Krishnamoorthy, Umapathi
Pitchaikani, Ushaa
Rusu, Eugen
Fayek, Hady H.
INVENTIONS, 2023, 8 (04)
[40] A novel method of the harmonic analysis by the multi-carrier PWM techniques in the multi-level inverter
Kim, JS
Kim, TJ
Kang, DW
Hyun, DS
IECON-2002: PROCEEDINGS OF THE 2002 28TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 2002, : 3140 - 3145

← 1 2 3 4 5 →