Simulated Annealing Based Selective Harmonic Elimination for Multi-level Inverter

被引：8

作者：

Kumar, N. Vinoth ^{[1
]}

Chinnaiyan, V. Kumar ^{[2
]}

Pradish, M. ^{[1
]}

Karthikeyan, S. Prabhakar ^{[1
]}

机构：

[1] Cent Power Res Inst, Bangalore, Karnataka, India

[2] KPR Inst Engn & Technol, Coimbatore, Tamil Nadu, India

来源：

FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ) | 2017年 / 117卷

关键词：

THD; power quality; multilevel inverter; selective harmonics elimination;

D O I：

10.1016/j.egypro.2017.05.203

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Several modulation techniques like Pulse Width Modulation (PWM), space vector modulation (SVM), Selective harmonic elimination (SHE) are developed for multilevel inverters to improve the quality of power. SHE technique is found to be best in comparison with other techniques for high power applications due to less switching losses and eliminates the lower order harmonics. In this paper, Simulated Annealing (SA) based technique is proposed to optimize the switching angles which reduces total harmonics distortion (THD). It is found that the proposed work shows better performance than the existing algorithms such as particle swarm optimization and cuckoo search. The experimental work is carried out for the seven level inverter and the results are validated practically. (C) 2017 The Authors. Published by Elsevier Ltd.

引用

页码：855 / 861

页数：7

共 50 条

[41] Simulated annealing and genetic algorithms for scheduling products with multi-level product structure
Kim, JU
Kim, YD
COMPUTERS & OPERATIONS RESEARCH, 1996, 23 (09) : 857 - 868
[42] Solution to switching angles for selective harmonic elimination inverter
Wu, Jianwen
Wang, Feng
Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2008, 34 (09): : 1028 - 1031
[43] Research on selective harmonic elimination technique in PWM inverter
Tong, W.M.
Wang, Y.H.
Cheng, S.K.
Xu, H.M.
Gaojishu Tongxin/High Technology Letters, 2001, 11 (09):
[44] Multilevel Inverter for Standalone Application with Selective Harmonic Elimination
Goh, H. H.
Ling, C. W.
Chua, Q. S.
Goh, K. C.
Lee, S. S.
2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
[45] Performance Improved Multilevel Inverter with Selective Harmonic Elimination
Mamatha, P.
Venkatesh, Challa
2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), 2017, : 133 - 138
[46] Influence of Selective Harmonic Elimination Technique of Multi-Level DC/DC Converter on Second-Life Battery Performances
Monem, M. Abdel
Hegazy, O.
Omar, N.
Van Mierlo, J.
Van den Bossche, P.
Mulder, G.
Mantels, B.
2013 INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS (ICRERA), 2013, : 1107 - 1111
[47] A Complete Solution of Harmonics Elimination Problem in a Multi-Level Inverter with Unequal DC Sources
Aghdam, M. G. Hosseini
Fathi, S. H.
Gharehpetian, G. B.
JOURNAL OF ELECTRICAL SYSTEMS, 2007, 3 (04) : 259 - 271
[48] Elimination of harmonics in a multi-level inverter with unequal DC sources using the Homotopy algorithm
Aghdam, M. G. Hosseini
Fathi, S. H.
Gharehpetian, G. B.
2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 578 - 583
[49] Design and Implementation of a Selective Harmonic Elimination SPWM Strategy-Based Inverter
Khan, M. Zafarullah
Hussain, M. Mubashir
Hussain, D. M. Akbar
WIRELESS NETWORKS, INFORMATION PROCESSING AND SYSTEMS, 2008, 20 : 319 - 331
[50] GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches
Karaca, Hulusi
Bektas, Enes
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 204 - 209

← 1 2 3 4 5 →