Simulated Annealing Based Selective Harmonic Elimination for Multi-level Inverter

被引：8
|
作者：
Kumar, N. Vinoth [1 ]
Chinnaiyan, V. Kumar [2 ]
Pradish, M. [1 ]
Karthikeyan, S. Prabhakar [1 ]
机构：
[1] Cent Power Res Inst, Bangalore, Karnataka, India
[2] KPR Inst Engn & Technol, Coimbatore, Tamil Nadu, India
来源：
FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ) | 2017年 / 117卷
关键词：
THD; power quality; multilevel inverter; selective harmonics elimination;
D O I：
10.1016/j.egypro.2017.05.203
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Several modulation techniques like Pulse Width Modulation (PWM), space vector modulation (SVM), Selective harmonic elimination (SHE) are developed for multilevel inverters to improve the quality of power. SHE technique is found to be best in comparison with other techniques for high power applications due to less switching losses and eliminates the lower order harmonics. In this paper, Simulated Annealing (SA) based technique is proposed to optimize the switching angles which reduces total harmonics distortion (THD). It is found that the proposed work shows better performance than the existing algorithms such as particle swarm optimization and cuckoo search. The experimental work is carried out for the seven level inverter and the results are validated practically. (C) 2017 The Authors. Published by Elsevier Ltd.
引用
收藏
页码：855 / 861
页数：7
相关论文
共 50 条
  • [21] Hybrid Technique Based Harmonic Elimination of the Thirty-One Level Multi Level Inverter
    Sridhar, K.
    Prakash, R.
    WIRELESS PERSONAL COMMUNICATIONS, 2022, 123 (02) : 1687 - 1713
  • [22] A hybrid search space reduction algorithm and Newton-Raphson based selective harmonic elimination for an asymmetric cascade H-bridge multi-level inverter
    Mahesh, Aeidapu
    INTERNATIONAL JOURNAL OF EMERGING ELECTRIC POWER SYSTEMS, 2025, 26 (01) : 107 - 119
  • [23] SELECTIVE HARMONIC ELIMINATION IN A CONVENTIONAL INVERTER
    Ghosh, Gautam
    Das, Saswata
    Banerjee, Sayan
    Kundu, Dibyojyoti
    Das, Shibaji
    Sen, Sabyasachi
    2017 8TH ANNUAL INDUSTRIAL AUTOMATION AND ELECTROMECHANICAL ENGINEERING CONFERENCE (IEMECON), 2017, : 324 - 327
  • [24] A neural network-based selective harmonic elimination scheme for five-level inverter
    Maamar, Alla Eddine Toubal
    Helaimi, M'hamed
    Taleb, Rachid
    Kermadi, Mostefa
    Mekhilef, Saad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (01) : 298 - 316
  • [25] RSO based selective harmonic elimination control for nine-level switched capacitor inverter
    Sen, Priyanka
    Sahoo, Ashwin K.
    Panda, Kaibalya P.
    Jha, Vandana
    INTERNATIONAL JOURNAL OF EMERGING ELECTRIC POWER SYSTEMS, 2024,
  • [26] Selective Harmonic Elimination in Multi-level Inverters with Series-Connected Transformers with Equal Power Ratings
    Moussa, Mona Fouad
    Dessouky, Yasser Gaber
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (02) : 464 - 472
  • [27] Selective Harmonic Elimination in Five Level Inverter using Sine Cosine Algorithm
    Sahu, Neha
    Londhe, Narendra D.
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 385 - 388
  • [28] Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter
    Khoukha, Imarazene
    Hachemi, Chekireb
    El Madjid, Berkouk
    2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 387 - +
  • [29] A MODIFIED HARMONIC ELIMINATION METHOD WITH A WIDE RANGE OF MODULATION INDICES FOR MULTI-LEVEL INVERTER WITH UNEQUAL DC-SOURCES
    Aghdam, M. G. Hosseini
    Fathi, S. H.
    Gharepetian, G. B.
    LATIN AMERICAN APPLIED RESEARCH, 2009, 39 (01) : 65 - 74
  • [30] Power quality enhancement by MPC based multi-level control employed with improved particle Swarm optimized selective harmonic elimination
    Reddy, N. Narender
    Chandrashekar, Obbu
    Srujana, A.
    ENERGY SOURCES PART A-RECOVERY UTILIZATION AND ENVIRONMENTAL EFFECTS, 2019, 41 (19) : 2396 - 2414
12345