Performance Improved Multilevel Inverter with Selective Harmonic Elimination

被引：1
|
作者：
Mamatha, P. [1 ]
Venkatesh, Challa [1 ]
机构：
[1] Kakatiya Inst Technol & Sci, Dept Elect & Elect Engn, Warangal, Telangana, India
来源：
2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT) | 2017年
关键词：
Multilevel inverter; Selective Harmonic Elimination (SHE); Total harmonic distortion (THD); CONVERTERS; TOPOLOGY; DRIVES; MODULATION; SWITCHES;
D O I：
10.1109/ICRTEECT.2017.24
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Various topologies of multilevel inverters have been proposed as a potential replacement for cascaded multilevel inverters in high-voltage, high-power applications as they can be extended to any number of voltage levels without introducing much more complexity to the control system. This paper discussed in detail about the application of selective harmonic elimination pulse-width modulation (SHE-PWM) technique for thirteen-level cascaded submultilevel inverters. The switching angles are computed so as to eliminate the predominant low harmonic orders from inverter output voltage such that the total harmonic distortion (THD) is a minimum. The modulation method presented is confirmed by MATLAB/Simulink software and the simulation results are discussed.
引用
收藏
页码：133 / 138
页数：6
相关论文
共 50 条
  • [1] Selective harmonic elimination for a cascade multilevel inverter
    Tang, Tianhao
    Han, Jingang
    Tan, Xinyuan
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 977 - +
  • [2] Multilevel Inverter for Standalone Application with Selective Harmonic Elimination
    Goh, H. H.
    Ling, C. W.
    Chua, Q. S.
    Goh, K. C.
    Lee, S. S.
    2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [3] A Novel Multilevel Inverter Topology With Selective Harmonic Elimination Technique
    Rai, Manuj
    Tripathi, Ramesh Kumar
    2014 INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES), 2014,
  • [4] Three-phase multilevel inverter with Selective Harmonic Elimination
    Pabon Fernandez, Luis David
    Diaz Rodriguez, Jorge Luis
    Jaimes Carvajal, Marco Alfredo
    2015 WORKSHOP ON ENGINEERING APPLICATIONS - INTERNATIONAL CONGRESS ON ENGINEERING (WEA), 2015,
  • [5] A new strategy in selective harmonic elimination for a photovoltaic multilevel inverter
    Mohammadalizadeh, Soroush
    Ghayeni, Mohsen
    2016 4TH IRANIAN CONFERENCE ON RENEWABLE ENERGY & DISTRIBUTED GENERATION (ICREDG), 2016, : 50 - 55
  • [6] Selective Harmonic Elimination of Cascaded Multilevel Inverter using BAT algorithm
    Ganesan, K.
    Barathi, K.
    Chandrasekar, P.
    Balaji, D.
    SMART GRID TECHNOLOGIES (ICSGT- 2015), 2015, 21 : 651 - 657
  • [7] An Initial Solution Based Selective Harmonic Elimination Method for Multilevel Inverter
    Kala P.
    Sharma A.
    Jately V.
    Joshi J.
    Yang Y.
    CPSS Transactions on Power Electronics and Applications, 2024, 9 (01): : 63 - 78
  • [8] Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm
    Memon, Mudasir Ahmed
    Mekhilef, Saad
    Mubin, Marizan
    IET POWER ELECTRONICS, 2018, 11 (10) : 1673 - 1680
  • [9] Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter
    Khoukha, Imarazene
    Hachemi, Chekireb
    El Madjid, Berkouk
    2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 387 - +
  • [10] GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    Bektas, Enes
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 204 - 209
12345