Performance Improved Multilevel Inverter with Selective Harmonic Elimination

被引：1
|
作者：
Mamatha, P. [1 ]
Venkatesh, Challa [1 ]
机构：
[1] Kakatiya Inst Technol & Sci, Dept Elect & Elect Engn, Warangal, Telangana, India
来源：
2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT) | 2017年
关键词：
Multilevel inverter; Selective Harmonic Elimination (SHE); Total harmonic distortion (THD); CONVERTERS; TOPOLOGY; DRIVES; MODULATION; SWITCHES;
D O I：
10.1109/ICRTEECT.2017.24
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Various topologies of multilevel inverters have been proposed as a potential replacement for cascaded multilevel inverters in high-voltage, high-power applications as they can be extended to any number of voltage levels without introducing much more complexity to the control system. This paper discussed in detail about the application of selective harmonic elimination pulse-width modulation (SHE-PWM) technique for thirteen-level cascaded submultilevel inverters. The switching angles are computed so as to eliminate the predominant low harmonic orders from inverter output voltage such that the total harmonic distortion (THD) is a minimum. The modulation method presented is confirmed by MATLAB/Simulink software and the simulation results are discussed.
引用
收藏
页码：133 / 138
页数：6
相关论文
共 50 条
  • [21] Selective harmonic elimination of a multilevel voltage source inverter using whale optimization algorithm
    Alemi-Rostami M.
    Rezazadeh G.
    International Journal of Engineering, Transactions B: Applications, 2021, 34 (08): : 1898 - 1904
  • [22] DESIGN AND IMPLEMENTATION OF GA BASED SELECTIVE HARMONIC ELIMINATION IN MODIFIED CASCADED MULTILEVEL INVERTER
    Dhayanandh, S.
    Manoharan, S.
    ADVANCEMENTS IN AUTOMATION AND CONTROL TECHNOLOGIES, 2014, 573 : 3 - +
  • [23] Swarm Optimization based Harmonic Elimination in Improved H-bridge Multilevel Inverter
    Panda, Kaibalya Prasad
    Rout, Sreyasee
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 189 - 194
  • [24] Performance Analysis of H-Bridge Multilevel Inverter using Selective Harmonic Elimination and Nearest Level Control Technique
    Kamaldeep
    Kumar, Jagdish
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [25] Three-Phase Multilevel Inverter Using Selective Harmonic Elimination with Marine Predator Algorithm
    Riad, Nancy
    Anis, Wagdy
    Elkassas, Ahmed
    Hassan, Abd El-Wahab
    ELECTRONICS, 2021, 10 (04) : 1 - 21
  • [26] Development of an Enhanced Selective Harmonic Elimination for a Single-Phase Multilevel Inverter with Staircase Modulation
    Govind, S.
    Chappa, Anilkumar
    Rao, K. Dhananjay
    Dawn, Subhojit
    Ustun, Taha Selim
    ELECTRONICS, 2022, 11 (23)
  • [27] Selective Harmonic Elimination of Cascaded H-Bridge Multilevel Inverter using Genetic Algorithm
    Chatterjee, Aniruddho
    Rastogi, Adarsh
    Rastogi, Rajat
    Saini, Ajay
    Sahoo, Sarat Kumar
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [28] Hybrid optimization algorithm applied for selective harmonic elimination in multilevel inverter with reduced switch topology
    Sarika D. Patil
    Sumant G. Kadwane
    Microsystem Technologies, 2018, 24 : 3409 - 3415
  • [29] GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches: An Experimental Study
    Bektas, Enes
    Karaca, Hulusi
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2019, 25 (03) : 10 - 17
  • [30] Selective Harmonic Elimination Using Genetic Algorithm for Multilevel Inverter with Reduced Number of Power Switches
    Karaca, Hulusi
    Bektas, Enes
    ENGINEERING LETTERS, 2016, 24 (02) : 138 - 143
12345