Performance Analysis of Harmonic-Reduced Modified PUC Multi-Level Inverter Based on an MPC Algorithm

被引:5
|
作者
Krishnamoorthy, Umapathi [1 ]
Pitchaikani, Ushaa [2 ]
Rusu, Eugen [3 ]
Fayek, Hady H. [4 ]
机构
[1] KIT Kalaignarkarunanidhi Inst Technol, Dept Biomed Engn, Coimbatore 641402, India
[2] M Kumarasamy Coll Engn, Dept Elect & Elect Engn, Karur 639113, India
[3] Dunarea de Jos Univ Galati, Fac Engn, Dept Mech Engn, 47 Domneasca St, Galati 800008, Romania
[4] Heliopolis Univ, Electromech Engn Dept, Salam 11785, Egypt
关键词
packed U-cell (PUC); inverter; multi-level inverter (MLI); model predictive control (MPC); total harmonic distortion (THD); harmonic reduction; CONVERTERS; TOPOLOGY; DESIGN;
D O I
10.3390/inventions8040090
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Renewable and distributed energy generation includes wind turbines, fuel cells, solar cells, and batteries. These distributed energy sources need special power converters in order to connect them to the grid and make the generated power available for public use. Solar energy is the most readily available energy source; hence, if utilized properly, it can power up both domestic and industrial loads. Solar cells produce DC power, and this should be converted to an AC source with the help of inverters. A multi-level inverter for an application is selected based on a trade-off between cost, complexity, losses, and total harmonic distortion (THD). A packed U-cell (PUC) topology is composed of power switches and voltage sources connected in a series-parallel fashion. This basic unit can be extended to a greater number of output voltage levels. The significance of this design is the reduced use of power switches, gate drivers, protection circuits, and capacitors. The converter presented in this paper is a 31-level topology switched by a variable switching frequency-based model predictive controller that helps in achieving optimal output with reduced harmonics to a great extent. The gate driver circuit is also optimized in terms of power consumption and size complexity. A comparison of the 9-level and the 31-level PUC inverters is carried out to study the impact of the number of levels on the total harmonic distortion. The simulation results depict that the total harmonic distortion (THD) for a nominal modulation index of 0.8 is 11.54% and 3.27% for the 9-level multi-level inverter (MLI) and the 31-level modified packed U-cell multi-level inverter (MPUC-MLI), respectively. The reduction in THD is attributed to the increased number of steps in the output when using the model predictive controller.
引用
收藏
页数:22
相关论文
共 50 条
  • [1] Performance Analysis of Cascaded Multi-level Inverter
    Mishra, Sachin
    Dhillon, Javed
    Reddy, Julakanti Satheesh
    2019 3RD INTERNATIONAL CONFERENCE ON RECENT DEVELOPMENTS IN CONTROL, AUTOMATION & POWER ENGINEERING (RDCAPE), 2019, : 277 - 281
  • [2] Harmonic Minimization in Modified PUC-5 Inverter Using Genetic Algorithm
    Lodi, Kaif Ahmed
    Azeem, Abdul
    Tariq, Mohd
    Ali, Mohammad
    Bharatiraja, C.
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [3] A new multi-level inverter with reduced number of switches based on modified H-bridge
    Annamalai T.
    Udhayakumar K.
    International Journal of Power Electronics, 2019, 10 (1-2) : 49 - 64
  • [4] An advanced HBNP multi-level inverter for the performance enhancement with reduced components
    Rajesh, Jami
    Pulavarthi, Satya Venkata Kishore
    Jayaram, Nakka
    Halder, Sukanta
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (05) : 829 - 848
  • [5] Simulated Annealing Based Selective Harmonic Elimination for Multi-level Inverter
    Kumar, N. Vinoth
    Chinnaiyan, V. Kumar
    Pradish, M.
    Karthikeyan, S. Prabhakar
    FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 855 - 861
  • [6] Optimizing performance of a reduced switch multi-level inverter with moth-flame algorithm and SHE-PWM
    Shanono, Ibrahim Haruna
    Abdullah, Nor Rul Hasma
    Daniyal, Hamdan
    Muhammad, Aisha
    JOURNAL OF ENGINEERING-JOE, 2023, 2023 (11):
  • [7] Trends and Challenges in Multi-Level Inverter with Reduced Switches
    Srinivasan, Ganesh Kumar
    Rivera, Marco
    Loganathan, Vijayaraja
    Ravikumar, Dhanasekar
    Mohan, Balaji
    ELECTRONICS, 2021, 10 (04) : 1 - 23
  • [8] A novel structure for multi-level inverter with reduced components
    Hosseinpour, Majid
    Seifi, Ali
    Rahimian, Mohammad Mohsen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2160 - 2179
  • [9] Modified Multi-output Asymmetric Multi-level Inverter
    Mehulkumar, Bhabhor
    Virat, Baria
    Venkataramanaiah, J.
    IECON 2021 - 47TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2021,
  • [10] A novel method of the harmonic analysis by the multi-carrier PWM techniques in the multi-level inverter
    Kim, JS
    Kim, TJ
    Kang, DW
    Hyun, DS
    IECON-2002: PROCEEDINGS OF THE 2002 28TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 2002, : 3140 - 3145