共 50 条
- [1] Selective harmonic elimination for a cascade multilevel inverter [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 977 - +
- [2] Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 387 - +
- [3] Multi carrier PWM for cascade topology of multilevel inverter [J]. 2020 5TH IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY (RTEICT-2020), 2020, : 328 - 332
- [4] A Novel Multilevel Inverter Topology With Selective Harmonic Elimination Technique [J]. 2014 INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES), 2014,
- [5] FPA Optimized Selective Harmonic Elimination PWM Technique Application in Reduced Switch Count Multilevel Inverter [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
- [6] Selective Harmonic Elimination PWM For a Cascaded Multi-level Inverter [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2020, : 1145 - 1150
- [7] Multi Carrier PWM Switching Technique for Multilevel Inverter for various loads [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY INFORMATION AND COMMUNICATION (ICCPEIC), 2017,
- [9] Multilevel Inverter for Standalone Application with Selective Harmonic Elimination [J]. 2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
- [10] Performance Improved Multilevel Inverter with Selective Harmonic Elimination [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), 2017, : 133 - 138