Multi Carrier PWM and Selective Harmonic Elimination technique for Cascade Multilevel Inverter

被引:0
|
作者
Gupta, Hemant [1 ]
Yadav, Arvind [1 ]
Maurya, Sanjay [1 ]
机构
[1] GLA Univ, Dept Elect Engn, Mathura, India
关键词
Cascade multilevel inverter; Multi carrier pulse width modulation; Selective harmonic elimination technique; Total harmonic distortion; CONVERTERS;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents the multi carrier pulse width modulation (MCPWM) and selective harmonic elimination (SHE) technique for cascade multilevel inverter (CMI) to reduce the total harmonic distortion (THD) of the output voltage waveform. A comparison has been done between the SHE and MCPWM technique to show the advantage of SHE technique over the MCPWM technique. To find the accuracy of total harmonic distortion (THD) between the MCPWM and SHE technique is achieved by comparing the FFT based result for nine level cascade multilevel inverter.
引用
收藏
页码:98 / 102
页数:5
相关论文
共 50 条
  • [1] Selective harmonic elimination for a cascade multilevel inverter
    Tang, Tianhao
    Han, Jingang
    Tan, Xinyuan
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 977 - +
  • [2] Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter
    Khoukha, Imarazene
    Hachemi, Chekireb
    El Madjid, Berkouk
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 387 - +
  • [3] Multi carrier PWM for cascade topology of multilevel inverter
    Gupta, Hemant
    Yadav, Arvind
    Maurya, Sanjay
    [J]. 2020 5TH IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY (RTEICT-2020), 2020, : 328 - 332
  • [4] A Novel Multilevel Inverter Topology With Selective Harmonic Elimination Technique
    Rai, Manuj
    Tripathi, Ramesh Kumar
    [J]. 2014 INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES), 2014,
  • [5] FPA Optimized Selective Harmonic Elimination PWM Technique Application in Reduced Switch Count Multilevel Inverter
    Panda, Kaibalya Prasad
    Bana, Prabhat Ranjan
    Panda, Gayadhar
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [6] Selective Harmonic Elimination PWM For a Cascaded Multi-level Inverter
    Kouzou, Ahmed Lakhdar
    Krama, Abdelbasset
    Refaat, Shady S.
    Abu -Rub, Haitham
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2020, : 1145 - 1150
  • [7] Multi Carrier PWM Switching Technique for Multilevel Inverter for various loads
    Geetha, V.
    Sivachidambaranathan, V.
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY INFORMATION AND COMMUNICATION (ICCPEIC), 2017,
  • [8] An application of PSO technique for harmonic elimination in a PWM inverter
    Ray, Rup Narayan
    Chatterjee, Debashis
    Goswami, Swapan Kumar
    [J]. APPLIED SOFT COMPUTING, 2009, 9 (04) : 1315 - 1320
  • [9] Multilevel Inverter for Standalone Application with Selective Harmonic Elimination
    Goh, H. H.
    Ling, C. W.
    Chua, Q. S.
    Goh, K. C.
    Lee, S. S.
    [J]. 2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [10] Performance Improved Multilevel Inverter with Selective Harmonic Elimination
    Mamatha, P.
    Venkatesh, Challa
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), 2017, : 133 - 138