FPA Optimized Selective Harmonic Elimination PWM Technique Application in Reduced Switch Count Multilevel Inverter

被引:0
|
作者
Panda, Kaibalya Prasad [1 ]
Bana, Prabhat Ranjan [1 ]
Panda, Gayadhar [1 ]
机构
[1] NIT Meghalaya, Dept EE, Shillong, Meghalaya, India
关键词
Flower pollination algorithm (TPA); multilevel inverter (MLI); particle swarm optimization (PSO); selected harmonic elimination (SHE); total harmonic distortion (THD);
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Reduction in the device count and optimizing harmonics in multilevel inverters (MLIs) has been the focus of research from the last few decades. A novel nine-level MLI using less number of switches has been proposed in this study. Compared to the recently developed MLI topologies, the proposed MU uses less active switches. This work also includes a comparison among MLI topologies based on different performance parameters. Selective harmonic elimination (SHE) technique is used to determine optimal switching angles to eliminate specific low-order harmonics by solving nonlinear transcendental equations. Local and global search in a single stage using flower pollination algorithm (EPA) has been investigated by evaluating a suitable fitness function and best results are taken for controlling the operation of proposed MIA. Moreover, the performance of the EPA is compared with particle swarm optimization (PSO) algorithm. Simulation results with dynamic loading at different modulation indices are validated by developing a prototype of proposed MU. The enhancement of output voltage quality confirms the effectiveness of the proposed technique.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] FPA Optimized Selective Harmonic Elimination in Symmetric-Asymmetric Reduced Switch Cascaded Multilevel Inverter
    Panda, Kaibalya Prasad
    Bana, Prabhat Ranjan
    Panda, Gayadhar
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2020, 56 (03) : 2862 - 2870
  • [2] Application of swarm optimisation-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter
    Panda, Kaibalya Prasad
    Panda, Gayadhar
    [J]. IET POWER ELECTRONICS, 2018, 11 (08) : 1472 - 1482
  • [3] Novel Reduced Switch Multilevel Inverter Suitable for Photovoltaic Application with Selective Harmonic Elimination Control
    Bana, Prabhat Ranjan
    Panda, Kaibalya Prasad
    Panda, Gayadhar
    [J]. IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
  • [4] Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter
    Khoukha, Imarazene
    Hachemi, Chekireb
    El Madjid, Berkouk
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 387 - +
  • [5] Multi Carrier PWM and Selective Harmonic Elimination technique for Cascade Multilevel Inverter
    Gupta, Hemant
    Yadav, Arvind
    Maurya, Sanjay
    [J]. PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 98 - 102
  • [6] An application of PSO technique for harmonic elimination in a PWM inverter
    Ray, Rup Narayan
    Chatterjee, Debashis
    Goswami, Swapan Kumar
    [J]. APPLIED SOFT COMPUTING, 2009, 9 (04) : 1315 - 1320
  • [7] Multilevel Inverter for Standalone Application with Selective Harmonic Elimination
    Goh, H. H.
    Ling, C. W.
    Chua, Q. S.
    Goh, K. C.
    Lee, S. S.
    [J]. 2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [8] Hybrid optimization algorithm applied for selective harmonic elimination in multilevel inverter with reduced switch topology
    Sarika D. Patil
    Sumant G. Kadwane
    [J]. Microsystem Technologies, 2018, 24 : 3409 - 3415
  • [9] Hybrid optimization algorithm applied for selective harmonic elimination in multilevel inverter with reduced switch topology
    Patil, Sarika D.
    Kadwane, Sumant G.
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (08): : 3409 - 3415
  • [10] A Fifteen-Level Reduced Switch Count Multilevel Inverter with Multicarrier PWM
    Sindhuja, R.
    Padma, S.
    [J]. IETE JOURNAL OF RESEARCH, 2024, 70 (06) : 5933 - 5945