Molded Chip Scale Package for high pin count

被引：5
|
作者：
Baba, S [1 ]
Tomita, Y [1 ]
Matsuo, M [1 ]
Matsushima, H [1 ]
Ueda, N [1 ]
Nakagawa, O [1 ]
机构：
[1] MITSUBISHI ELECTR CORP,MFG TECHNOL DIV,IC ASSEMBLY ENGN DEPT,ITAMI,HYOGO 664,JAPAN
来源：
46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/ECTC.1996.550895
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
A unique Molded Chip Scale Package (CSP) associated 1024 pin counts has been developed. The design and process have been optimized in order to achieve high mount density, enhanced electrical characteristic and cost competitiveness. Also, the reliability testing was performed on thermal cycling and moisture induced crack resistivity. Finally, enhanced electrical and thermal characteristics were calculated.
引用
收藏
页码：1251 / 1257
页数：3
相关论文
共 50 条
  • [41] Low cost chip-scale package
    Teo, YC
    Lim, TB
    Ho, HM
    Cui, CQ
    Tsui, C
    Lian, SC
    Tan, TT
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 358 - 362
  • [42] Bending fatigue of chip scale package interconnects
    Shetty, S
    Lehtinen, V
    Dasgupta, A
    Halkola, V
    Reinikainen, T
    PROCEEDINGS OF THE SEM IX INTERNATIONAL CONGRESS ON EXPERIMENTAL MECHANICS, 2000, : 723 - 726
  • [43] Case Study on Low Pin Count Testing of Industry Transceiver Chip
    Ahmed, Imtiaz
    Baraiya, Subhash
    Singhal, Rahul
    2018 IEEE 27TH NORTH ATLANTIC TEST WORKSHOP (NATW), 2018,
  • [44] High pin-count PBGA assembly
    Fauser, Suzanne
    Ramirez, Cynthia
    Hollinger, Larry
    Circuits Assembly, 1995, 6 (02):
  • [45] High Performance, Low Pin Count Packaging
    Bauer, Charles E.
    Fillion, Raymond A.
    Neuhaus, Herbert J.
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 157 - 162
  • [46] New chip scale package for medical applications: ''Plip-chip''
    Val, CM
    1996 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1996, 2920 : 236 - 242
  • [47] HIGH PIN COUNT WIREBONDING - THE CHALLENGE FOR PACKAGING
    BIDIN, R
    SOLID STATE TECHNOLOGY, 1992, 35 (05) : 75 - 77
  • [48] Intermittent Failures in High Pin Count Packaging
    Varma, Ramesh
    Brooks, Richard
    Twist, Ronald
    Arnold, James
    Messick, Cleston
    ISTFA 2006, 2006, : 109 - +
  • [49] High Pin-Count Packages for LSIs
    Mitsubishi Denki Giho, 70 (03):
  • [50] Industry drop tests in solder joint reliability study of molded flip chip package
    Ong, Kang Eu
    Loh, Wei Kea T.
    Wong, Chee Wai
    Yip, Yeen San
    Chan, Choi Keng
    Lim, Sue Ann
    Lee, Seok Lin
    Ganapathysubramanian, Shankar
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 326 - +
12345