High pin-count PBGA assembly

被引：0
|
作者：
Fauser, Suzanne [1 ]
Ramirez, Cynthia [1 ]
Hollinger, Larry [1 ]
机构：
[1] Wavetek, Indianapolis, United States
来源：
Circuits Assembly | 1995年 / 6卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] High Pin-Count Packages for LSIs
    Mitsubishi Denki Giho, 70 (03):
  • [2] HIGH PIN-COUNT ASICS MAY GET NEW JEDEC PACKAGE
    NAEGELE, T
    ELECTRONICS, 1986, 59 (34): : 36 - 36
  • [3] A new high density organic laminate for high pin-count flip chip packages
    Takami, S
    Hori, M
    Arikawa, M
    Matsuoka, T
    Hiramatsu, Y
    Iwata, Y
    Hotehama, M
    Hayashi, K
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 119 - 123
  • [4] Compliant probe substrates for testing high pin-count chip scale packages
    Thacker, HD
    Bakir, MS
    Keezer, DC
    Martin, KP
    Meindl, JD
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1188 - 1193
  • [5] Area-efficient area pad design for high pin-count chips
    Luh, L
    Choma, J
    Draper, J
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 78 - 81
  • [6] Pin-count reduction for continuous flow microfluidic biochips
    Schneider, Alexander
    Pop, Paul
    Madsen, Jan
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (01): : 483 - 494
  • [7] Pin-count reduction for continuous flow microfluidic biochips
    Alexander Schneider
    Paul Pop
    Jan Madsen
    Microsystem Technologies, 2018, 24 : 483 - 494
  • [8] Wire density in CAE analysis of high pin-count IC packages: Simulation and verification
    Jong, WR
    Chen, YR
    Kuo, TH
    INTERNATIONAL COMMUNICATIONS IN HEAT AND MASS TRANSFER, 2005, 32 (10) : 1350 - 1359
  • [9] An Optimal Pin-Count Design With Logic Optimization for Digital Microfluidic Biochips
    Dinh, Trung Anh
    Yamashita, Shigeru
    Ho, Tsung-Yi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (04) : 629 - 641
  • [10] A novel low-cost pluggable chip scale package for high pin-count applications
    Crane, SW
    Jeon, J
    Ogata, C
    Wang, T
    Cangellaris, A
    Schutt-Aine, J
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 69 - 73
12345