A novel low-cost pluggable chip scale package for high pin-count applications

被引:0
|
作者
Crane, SW [1 ]
Jeon, J [1 ]
Ogata, C [1 ]
Wang, T [1 ]
Cangellaris, A [1 ]
Schutt-Aine, J [1 ]
机构
[1] Silicon Bandwidth Inc, Fremont, CA 94538 USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Advances in semiconductor design and fabrication are placing new demands on the engineering community to produce ever more sophisticated package solutions. As the voltage of devices falls, signal integrity issues assume an ever-greater role in the design decision tree. Furthermore, mechanical and thermal challenges often further complicate the designs, for they are moving to finer array sizes and yet increasing wattage. Finally, the semiconductors do not exist as entities unto themselves. They place design and fabrication constraints on the next level of packaging; typically a printed circuit board, already overcrowded and under extreme price pressure. This paper presents an innovative socketable package design that addresses the need for highly integrated packages that offer superior electrical performance at competitive cost. In particular, it is argued that, through careful design of the power and signal distribution through the package, high-density packaging with GHz bandwidth electrical performance is within reach.
引用
收藏
页码:69 / 73
页数:5
相关论文
共 50 条
  • [1] A novel low-cost pluggable chip scale package for high-pin-count applications
    Crane, SW
    Jeon, J
    Ogata, C
    Wang, T
    Cangellaris, A
    Schutt-Aine, J
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 292 - 296
  • [2] LOW-COST PROGRAMMABLE SOURCES EXPAND ATE PIN-COUNT CAPABILITIES
    GANTT, PR
    ANDING, ME
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (03): : 220 - 224
  • [3] Molded Chip Scale Package for high pin count
    Baba, S
    Tomita, Y
    Matsuo, M
    Matsushima, H
    Ueda, N
    Nakagawa, O
    46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS, 1996, : 1251 - 1257
  • [4] Molded chip scale package for high pin count
    Baba, S
    Tomita, Y
    Matsuo, M
    Matsushima, H
    Ueda, N
    Nakagawa, O
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (01): : 28 - 34
  • [5] Compliant probe substrates for testing high pin-count chip scale packages
    Thacker, HD
    Bakir, MS
    Keezer, DC
    Martin, KP
    Meindl, JD
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1188 - 1193
  • [6] LOW-COST PROGRAMMABLE SOURCES EXPAND ATE PIN-COUNT CAPABILITIES.
    Gantt, Philip R.
    Anding, Martin E.
    EDN, 1984, 29 (03): : 220 - 224
  • [7] HIGH PIN-COUNT ASICS MAY GET NEW JEDEC PACKAGE
    NAEGELE, T
    ELECTRONICS, 1986, 59 (34): : 36 - 36
  • [8] A new high density organic laminate for high pin-count flip chip packages
    Takami, S
    Hori, M
    Arikawa, M
    Matsuoka, T
    Hiramatsu, Y
    Iwata, Y
    Hotehama, M
    Hayashi, K
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 119 - 123
  • [9] Millimeter-Wave Antenna in Package on Low-Cost Organic Substrate for Flip Chip Chip Scale (FCCSP) package
    Ho, Cheng-Yu
    Hsieh, Sheng-Chi
    Jhong, Ming-Fong
    Pan, Po-Chih
    Wang, Chen-Chao
    Ting, Chun-Yen
    2017 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2017, : 67 - 70
  • [10] Low cost chip-scale package
    Teo, YC
    Lim, TB
    Ho, HM
    Cui, CQ
    Tsui, C
    Lian, SC
    Tan, TT
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 358 - 362