Molded Chip Scale Package for high pin count

被引：5
|
作者：
Baba, S [1 ]
Tomita, Y [1 ]
Matsuo, M [1 ]
Matsushima, H [1 ]
Ueda, N [1 ]
Nakagawa, O [1 ]
机构：
[1] MITSUBISHI ELECTR CORP,MFG TECHNOL DIV,IC ASSEMBLY ENGN DEPT,ITAMI,HYOGO 664,JAPAN
来源：
46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/ECTC.1996.550895
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
A unique Molded Chip Scale Package (CSP) associated 1024 pin counts has been developed. The design and process have been optimized in order to achieve high mount density, enhanced electrical characteristic and cost competitiveness. Also, the reliability testing was performed on thermal cycling and moisture induced crack resistivity. Finally, enhanced electrical and thermal characteristics were calculated.
引用
收藏
页码：1251 / 1257
页数：3
相关论文
共 50 条
  • [1] Molded chip scale package for high pin count
    Baba, S
    Tomita, Y
    Matsuo, M
    Matsushima, H
    Ueda, N
    Nakagawa, O
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (01): : 28 - 34
  • [2] A novel low-cost pluggable chip scale package for high pin-count applications
    Crane, SW
    Jeon, J
    Ogata, C
    Wang, T
    Cangellaris, A
    Schutt-Aine, J
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 69 - 73
  • [3] A novel low-cost pluggable chip scale package for high-pin-count applications
    Crane, SW
    Jeon, J
    Ogata, C
    Wang, T
    Cangellaris, A
    Schutt-Aine, J
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 292 - 296
  • [4] Electrical Design and Techniques for an Embedded High-Pin-Count LSI Chip Package
    Ohshima, Daisuke
    Sasaki, Hideki
    Mori, Kentaro
    Fujimura, Yuki
    Kikuchi, Katsumi
    Nakashima, Yoshiki
    Funaya, Takuo
    Nishiyama, Tomohiro
    Murakami, Tomoo
    Enomoto, Mitsuru
    Miki, Ryu
    Yamamichi, Shintaro
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (10): : 1543 - 1552
  • [5] Electrical Design and Demonstration of an Embedded High-pin-count LSI Chip Package
    Ohshima, Daisuke
    Sasaki, Hideki
    Mori, Kentaro
    Fujimura, Yuki
    Kikuchi, Katsumi
    Nakashima, Yoshiki
    Funaya, Takuo
    Nishiyama, Tomohiro
    Murakami, Tomoo
    Yamamichi, Shintaro
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 482 - +
  • [6] Reliability of Thin Seamless Package with Embedded High-Pin-Count LSI Chip
    Mori, Kentaro
    Kikuchi, Katsumi
    Ohshima, Daisuke
    Nakashima, Yoshiki
    Yamamichi, Shintaro
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 36 - 39
  • [7] Compliant probe substrates for testing high pin-count chip scale packages
    Thacker, HD
    Bakir, MS
    Keezer, DC
    Martin, KP
    Meindl, JD
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1188 - 1193
  • [8] Is TAB the right package for high-pin-count devices?
    Prasad, Ray P., 1600, IHS Publ Group, Libertyville, IL, United States (09):
  • [9] Fine pitch high pin count AlN LGA package
    Asai, H
    Kudo, J
    Yano, K
    Yasumoto, T
    Kimura, K
    Iyogi, K
    Monma, J
    Yamaguchi, H
    Iwase, N
    1ST 1997 IEMT/IMC SYMPOSIUM, 1997, : 299 - 302
  • [10] Molded Underfill for Flip Chip Package
    Chen, Yu-Kai
    Wu, Guo-Tsai
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Hwang, Durn-Yuan
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 310 - 314
12345