High Performance, Low Pin Count Packaging

被引:0
|
作者
Bauer, Charles E. [1 ]
Fillion, Raymond A. [1 ]
Neuhaus, Herbert J. [1 ]
机构
[1] TechLead Corp, Portland, OR 97229 USA
关键词
D O I
10.1109/EPTC.2010.5702625
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced packaging conferences, technical articles, and editorials frequently focus on high pin count devices such as microprocessors and graphic processor devices. The substantial challenges incumbent on high I/O package designs warrant this attention. However, an entire universe of high performance packages with low pin counts also exist. Diodes, power transistors, RFIDs, engine controllers, and MEMs devices rarely demand more than eight terminals and often only require two. Almost all systems employ at least some low pin count devices. On the other hand, applications such as alternative energy equipment, LED lighting, automotive electronics, and ubiquitous sensor networks consist primarily of high performance, low pin count devices. In this paper the authors review families of applications that rely on high performance, low pin count devices and identify application-specific requirements such as power delivery, thermal management, signal integrity, and reliability. Next the paper analyzes the strengths and weaknesses of various packaging strategies, both traditional and emerging, developed for these applications. Specific package types considered include wire-bond, flip chip, hybrid, and embedded packaging as well as new approaches based on printed conductors, conductive adhesives, flexible substrates, and organic electronics. Finally, the authors assess the opportunities and challenges associated with packaging high performance, low pin count devices.
引用
收藏
页码:157 / 162
页数:6
相关论文
共 50 条
  • [1] Intermittent Failures in High Pin Count Packaging
    Varma, Ramesh
    Brooks, Richard
    Twist, Ronald
    Arnold, James
    Messick, Cleston
    [J]. ISTFA 2006, 2006, : 109 - +
  • [2] HIGH PIN COUNT WIREBONDING - THE CHALLENGE FOR PACKAGING
    BIDIN, R
    [J]. SOLID STATE TECHNOLOGY, 1992, 35 (05) : 75 - 77
  • [3] High-pin-count packaging technologies for LSI devices
    Tomita, Y
    Ueda, N
    [J]. MITSUBISHI ELECTRIC ADVANCE, 1996, 75 : 36 - 37
  • [4] High Test Quality in Low Pin Count Applications
    D'Souza, J.
    Mahadevan, Subramanian
    Mukherjee, Nilanjan
    Rhodes, Graham
    Moreau, Jocelyn
    Droniou, Thomas
    Armagnat, Paul
    Sartoretti, Damien
    [J]. 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1056 - 1056
  • [5] Technology options for next-generation high pin count RF packaging
    Polka, Lesley A.
    Hsu, Rockwell
    Myers, Todd B.
    Chen, Jing H.
    Bao, Andy
    Hsieh, Cheng-Chieh
    Davies-Venn, Emile
    Palmer, Eric
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1000 - +
  • [6] Embedded Active Packaging Technology for High-Pin-Count LSI With Cu Plate
    Mori, Kentaro
    Ohshima, Daisuke
    Sasaki, Hideki
    Fujimura, Yuki
    Kikuchi, Katsumi
    Nakashima, Yoshiki
    Enomoto, Mitsuru
    Miki, Ryu
    Hashiguchi, Takeya
    Funaya, Takuo
    Nishiyama, Tomohiro
    Yamamichi, Shintaro
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (01): : 60 - 68
  • [7] Towards Single Pin Scan for Extremely Low Pin Count Test
    Kawoosa, Mudasir S.
    Mittal, Rajesh K.
    Jalasuthram, Maheedhar
    Parekhji, Rubin A.
    [J]. 2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 97 - 102
  • [8] Chip-area packaging scheme trims board space, weight for low-pin-count circuits
    Bursky, D
    [J]. ELECTRONIC DESIGN, 1998, 46 (19) : 24 - 24
  • [9] MICROCOMPUTER KEEPS CHIP COUNT LOW, PERFORMANCE HIGH
    BROWN, G
    HARPER, K
    [J]. COMPUTER DESIGN, 1985, 24 (09): : 97 - 101
  • [10] Low power reduced pin count test methodology
    Chakravadhanula, Krishna
    Parimi, Nitin
    Foutz, Brian
    Li, Bing
    Chickermane, Vivek
    [J]. PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 251 - 256