共 50 条
- [3] High-pin-count packaging technologies for LSI devices [J]. MITSUBISHI ELECTRIC ADVANCE, 1996, 75 : 36 - 37
- [4] High Test Quality in Low Pin Count Applications [J]. 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1056 - 1056
- [5] Technology options for next-generation high pin count RF packaging [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1000 - +
- [6] Embedded Active Packaging Technology for High-Pin-Count LSI With Cu Plate [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (01): : 60 - 68
- [7] Towards Single Pin Scan for Extremely Low Pin Count Test [J]. 2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 97 - 102
- [9] MICROCOMPUTER KEEPS CHIP COUNT LOW, PERFORMANCE HIGH [J]. COMPUTER DESIGN, 1985, 24 (09): : 97 - 101
- [10] Low power reduced pin count test methodology [J]. PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 251 - 256