Technology options for next-generation high pin count RF packaging

被引:0
|
作者
Polka, Lesley A. [1 ]
Hsu, Rockwell [1 ]
Myers, Todd B. [1 ]
Chen, Jing H. [1 ]
Bao, Andy [1 ]
Hsieh, Cheng-Chieh [1 ]
Davies-Venn, Emile [1 ]
Palmer, Eric [1 ]
机构
[1] Intel Corp, 5000 W Chandler Blvd, Chandler, AZ 85226 USA
关键词
D O I
10.1109/ECTC.2007.373919
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three packaging technologies are evaluated for application to next-generation RF products, particularly the Radio and MAC/Baseband components for WLAN-cards. The trends for WLAN card packaging point to a need for ever-increasing pin counts in smaller form factors. at an affordable cost. The three technologies considered are leadframe, patternable leadframe and ball grid array (BGA). These technologies are evaluated based upon performance (thermal, mechanical and electrical), manufacturability and design attributes. Data from modeling and assembly builds are presented. The key point of the paper is that increasing on-die integration for functional-rich, multiple-input / multiple output (MIMO)/multi-mode RF products is driving a need to investigate emerging package technologies.. This paper presents a data based evaluation of three front-runner technologies: leadframe body-size extensions, patternable leadframe technologies and BGA. The key unique contributions of this paper are a demonstration of the manufacturability of higher pin count (150+), larger leadframe and patternable leadframe packages than have been previously been demonstrated and a test-vehicle, design-of-experiments comparison of the three leading technologies considered for next-generation RF product packaging.
引用
收藏
页码:1000 / +
页数:3
相关论文
共 50 条
  • [1] Novel board material technology for next-generation packaging
    Kumbhat, N
    Hegde, S
    Raj, PM
    Pucha, RV
    Doraiswami, R
    Hayes, S
    Atmur, S
    Bhattacharya, S
    Sitaraman, SK
    Tummala, RR
    [J]. 9TH INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, 2004 PROCEEDINGS, 2004, : 247 - 252
  • [2] Novel board material technology for next-generation microelectronic packaging
    Kumbhat, N
    Raj, PM
    Hegde, S
    Pucha, RV
    Sundaram, V
    Hayes, S
    Atmur, S
    Bhattacharya, S
    Sitaraman, SK
    Tummala, RR
    [J]. DEVELOPMENTS IN DIELECTRIC MATERIALS AND ELECTRONIC DEVICES, 2005, 167 : 371 - 381
  • [4] Next generation packaging technology for high performance ASICs
    Brillhart, M
    Xue, H
    [J]. PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 18 - 20
  • [5] NEXT-GENERATION LCDS ABOUND WITH OPTIONS
    CONFREY, J
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 29 (11): : 85 - &
  • [6] Intermittent Failures in High Pin Count Packaging
    Varma, Ramesh
    Brooks, Richard
    Twist, Ronald
    Arnold, James
    Messick, Cleston
    [J]. ISTFA 2006, 2006, : 109 - +
  • [7] High Performance, Low Pin Count Packaging
    Bauer, Charles E.
    Fillion, Raymond A.
    Neuhaus, Herbert J.
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 157 - 162
  • [8] HIGH PIN COUNT WIREBONDING - THE CHALLENGE FOR PACKAGING
    BIDIN, R
    [J]. SOLID STATE TECHNOLOGY, 1992, 35 (05) : 75 - 77
  • [9] Next-generation RF circuits and systems
    Razavi, B
    [J]. SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 270 - 282
  • [10] Advances in RF packaging technologies for next-generation wireless communications applications (invited paper)
    Larson, L
    Jessie, D
    [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 323 - 330