Analog Performance of Bulk Planar Junctionless Transistor (BPJLT)

被引：0
|
作者：
Baruah, Ratul Kumar [1 ]
Paily, Roy P. [1 ]
机构：
[1] IIT Guwahati, Dept Elect & Elect Engn, Gauhati, India
来源：
2012 THIRD INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION & NETWORKING TECHNOLOGIES (ICCCNT) | 2012年
关键词：
Analog Behaviour; BPJLT; Junctionless transistor (JLT); scaling; SOI;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, analog performance of bulk planer junctionless transistor (BPJLT) is reported for the first time. The analog performance parameters, namely transconductance/drain current ratio (G(m)/I-D), intrinsic gain (G(m)R(o)) and unity gain frequency (f(T)) for n-type BPJLT are systematically investigated with the help of extensive device simulations. The results are then compared with silicon on insulator junctionless transistor (SOI JLT). BPJLT is found to have significantly overall better performance as compared to SOI JLT in regard of analog behaviour.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] Dielectric-Modulated Bulk-Planar Junctionless Field-Effect Transistor for Biosensing Applications
    Singh, Deepika
    Patil, Ganesh C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (07) : 3545 - 3551
  • [22] Theoretical Investigation of Dual Material Junctionless Double Gate Transistor for Analog and Digital Performance
    Kumari, Vandana
    Modi, Neel
    Saxena, Manoj
    Gupta, Mridula
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (07) : 2098 - 2105
  • [23] Application of Junctionless Nanowire Transistor in the Self-Cascode Configuration to Improve the Analog Performance
    Doria, R. T.
    Trevisoli, R. D.
    De Souza, M.
    Pavanello, M. A.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 215 - 222
  • [24] Temperature-dependent characteristics of junctionless bulk transistor
    Han, Ming-Hung
    Chen, Hung-Bin
    Yen, Shiang-Shiou
    Shao, Chi-Shen
    Chang, Chun-Yen
    APPLIED PHYSICS LETTERS, 2013, 103 (13)
  • [25] Radiation performance of planar junctionless devices and junctionless SRAMs
    Vinodhkumar, N.
    Srinivasan, R.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 61 - 66
  • [26] Radiation performance of planar junctionless devices and junctionless SRAMs
    N. Vinodhkumar
    R. Srinivasan
    Journal of Computational Electronics, 2016, 15 : 61 - 66
  • [27] The impact of gate misalignment on the analog performance of a dual-material double gate junctionless transistor
    S.Intekhab Amin
    R.K.Sarin
    Journal of Semiconductors, 2015, 36 (09) : 51 - 57
  • [28] The impact of gate misalignment on the analog performance of a dual-material double gate junctionless transistor
    Amin, S. Intekhab
    Sarin, R. K.
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (09)
  • [29] A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance
    Baruah, Ratul Kumar
    Paily, Roy P.
    VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 118 - 127
  • [30] Planar junctionless transistor with non-uniform channel doping
    Mondal, Partha
    Ghosh, Bahniman
    Bal, Punyasloka
    APPLIED PHYSICS LETTERS, 2013, 102 (13)
12345