Analog Performance of Bulk Planar Junctionless Transistor (BPJLT)

被引:0
|
作者
Baruah, Ratul Kumar [1 ]
Paily, Roy P. [1 ]
机构
[1] IIT Guwahati, Dept Elect & Elect Engn, Gauhati, India
关键词
Analog Behaviour; BPJLT; Junctionless transistor (JLT); scaling; SOI;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, analog performance of bulk planer junctionless transistor (BPJLT) is reported for the first time. The analog performance parameters, namely transconductance/drain current ratio (G(m)/I-D), intrinsic gain (G(m)R(o)) and unity gain frequency (f(T)) for n-type BPJLT are systematically investigated with the help of extensive device simulations. The results are then compared with silicon on insulator junctionless transistor (SOI JLT). BPJLT is found to have significantly overall better performance as compared to SOI JLT in regard of analog behaviour.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Ground plane and selective buried oxide based planar junctionless transistor
    Murshid, Asim M.
    Bashir, Faisal
    FREQUENZ, 2022, 76 (1-2) : 1 - 7
  • [42] Planar Junctionless Field-Effect Transistor for Detecting Biomolecular Interactions
    Shukla, Rajendra P.
    Bomer, J. G.
    Wijnperle, Daniel
    Kumar, Naveen
    Georgiev, Vihar P.
    Singh, Aruna Chandra
    Krishnamoorthy, Sivashankar
    Garcia, Cesar Pascual
    Pud, Sergii
    Olthuis, Wouter
    SENSORS, 2022, 22 (15)
  • [43] Planar Junctionless Silicon-on-Insulator Transistor With Buried Metal Layer
    Ehteshamuddin, M.
    Loan, Sajad A.
    Rafat, M.
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (06) : 799 - 802
  • [44] One Time Programmable Antifuse Memory Based on Bulk Junctionless Transistor
    Han, Jin-Woo
    Moon, Dong-Il
    Meyyappan, M.
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (08) : 1156 - 1158
  • [45] Impact of Fin Width Scaling on RF/Analog Performance of Junctionless Accumulation-Mode Bulk FinFET
    Biswas, Kalyan
    Sarkar, Angsuman
    Sarkar, Chandan Kumar
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2016, 12 (04)
  • [46] Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET)
    Rewari, Sonam
    Nath, Vandana
    Haldar, Subhasis
    Deswal, S. S.
    Gupta, R. S.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2016, 122 (12):
  • [47] Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET)
    Sonam Rewari
    Vandana Nath
    Subhasis Haldar
    S. S. Deswal
    R. S. Gupta
    Applied Physics A, 2016, 122
  • [48] Spacer Effects on the Circuit Performance of DG Junctionless Transistor
    Pon, Adhithan
    Madheswaran, M.
    Carmel, A. Santhia
    Bhattacharyya, A.
    Ramesh, R.
    2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 167 - 170
  • [49] Optimization of Bulk Planar Junctionless Transistor using Work function, Device layer thickness and Channel doping concentration with OFF Current constraint
    Jenifer, I.
    Vinodhkumar, N.
    Srinivasan, R.
    PROCEEDINGS OF 2016 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2016,
  • [50] Analog performance of Si junctionless tunnel field effect transistor and its improvisation using III-V semiconductor
    Goswami, Yogesh
    Ghosh, Bahniman
    Asthana, Pranav Kumar
    RSC ADVANCES, 2014, 4 (21): : 10761 - 10765