Analog Performance of Bulk Planar Junctionless Transistor (BPJLT)

被引：0
|
作者：
Baruah, Ratul Kumar [1 ]
Paily, Roy P. [1 ]
机构：
[1] IIT Guwahati, Dept Elect & Elect Engn, Gauhati, India
来源：
2012 THIRD INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION & NETWORKING TECHNOLOGIES (ICCCNT) | 2012年
关键词：
Analog Behaviour; BPJLT; Junctionless transistor (JLT); scaling; SOI;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, analog performance of bulk planer junctionless transistor (BPJLT) is reported for the first time. The analog performance parameters, namely transconductance/drain current ratio (G(m)/I-D), intrinsic gain (G(m)R(o)) and unity gain frequency (f(T)) for n-type BPJLT are systematically investigated with the help of extensive device simulations. The results are then compared with silicon on insulator junctionless transistor (SOI JLT). BPJLT is found to have significantly overall better performance as compared to SOI JLT in regard of analog behaviour.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] On the logic performance of bulk junctionless FinFETs
    Monali Sil
    Abhijit Mallik
    Analog Integrated Circuits and Signal Processing, 2021, 106 : 467 - 472
  • [32] On the logic performance of bulk junctionless FinFETs
    Sil, Monali
    Mallik, Abhijit
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 106 (02) : 467 - 472
  • [33] Fin shape influence on analog and RF performance of junctionless accumulation-mode bulk FinFETs
    Biswas, Kalyan
    Sarkar, Angsuman
    Sarkar, Chandan Kumar
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (05): : 2317 - 2324
  • [34] Fin shape influence on analog and RF performance of junctionless accumulation-mode bulk FinFETs
    Kalyan Biswas
    Angsuman Sarkar
    Chandan Kumar Sarkar
    Microsystem Technologies, 2018, 24 : 2317 - 2324
  • [35] A Dual-Material Gate Junctionless Transistor With High-k Spacer for Enhanced Analog Performance
    Baruah, Ratul K.
    Paily, Roy P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) : 123 - 128
  • [36] Impact of Different Doping Concentrations on the Digital and Analog FoM of a Junctionless Transistor
    Othman, Noraini
    Ring, Tan Shin
    Sabki, S. N.
    2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (INCAPE 2019), 2020, 2203
  • [37] Investigation of Gate Material Engineering in Junctionless Transistor for Digital and Analog Applications
    MD Yasir Bashir
    Mohd. Adil Raushan
    Shameem Ahmad
    Mohammed Jawaid Siddiqui
    Silicon, 2022, 14 : 2851 - 2862
  • [38] Investigation of Gate Material Engineering in Junctionless Transistor for Digital and Analog Applications
    Bashir, M. D. Yasir
    Raushan, Mohd. Adil
    Ahmad, Shameem
    Siddiqui, Mohammed Jawaid
    SILICON, 2022, 14 (06) : 2851 - 2862
  • [39] Junctionless Nanowire Transistor for Analog Applications: Cascode Current Mirror Configuration
    Shibutani, Andre B.
    Trevisoli, Renan
    Doria, Rodrigo T.
    2022 36TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY (SBMICRO 2022), 2022,
  • [40] Comparison Between the Performance of Trigate Junctionless Transistor and Double-Gate Junctionless Transistor with Same Device Length
    Singh, Deepti
    Vig, Renu
    Madhu, Charu
    Kaur, Ravneet
    INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 991 - 997
12345