Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process

被引：11

作者：

Wang, Chua-Chin ^{[1
,2
]}

Chao, Kuan-Yu ^{[1
]}

Sampath, Sivaperumal ^{[3
]}

Suresh, Ponnan ^{[3
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan

[2] Natl Sun Yat Sen Univ, Inst Undersea Technol, Kaohsiung 80424, Taiwan

[3] Vel Tech, Dept Elect & Commun Engn, Chennai 600054, Tamil Nadu, India

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2020年 / 28卷 / 09期

关键词：

Delays; Detectors; Image edge detection; Very large scale integration; Temperature measurement; Feature extraction; D flip-flip (DFF); process voltage and temperature (PVT); PVT corner detector; synchronization; time-to-digital converter (TDC); ADC;

D O I：

10.1109/TVLSI.2020.3008424

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

One of the most important functional units in digital circuitry for synchronization and measurement is time-to-digital converter (TDC) which always requires higher resolution and accuracy. In this brief, a process, voltage, temperature (PVT)-variation-insensitive TDC featured with a PVT detector is proposed. The PVT detector takes advantage of another delay line with optimized locking conditions to differentiate PVT corners. The proposed TDC is physically realized using a 90-nm CMOS process. On-silicon measurement results demonstrate 30-ps resolution, < 1.5 LSB INL/DNL, and 2.22 mW at 100 MHz and 1.2-V supply voltage.

引用

页码：2069 / 2073

页数：5

共 50 条

[21] Design of a Hybrid Controller ASIC for a VRM Using a 90-nm CMOS Process
Tan, Chuen Ming
Mazumder, Sudip K.
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (09) : 2219 - 2230
[22] A Low-Power, Low-Noise Neural-Signal Amplifer Circuit in 90-nm CMOS
Zarifi, M. H.
Frounchi, J.
Farshchi, S.
Judy, J. W.
2008 30TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-8, 2008, : 2389 - +
[23] A Low-Power Low-Noise W-band LNA in 90-nm CMOS Process with Source Degeneration Technique
Huang P.-H.
Chiu C.-S.
Huang G.-W.
Chen K.-M.
Wu L.-K.
IEEE Microwave and Wireless Technology Letters, 2024, 34 (01): : 69 - 71
[24] A Low-Cost and Low-Power Time-to-Digital Converter Using Triple-Slope Time Stretching
Kim, Manho
Lee, Hyunjoong
Woo, Jong-Kwan
Xing, Nan
Kim, Min-Oh
Kim, Suhwan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (03) : 169 - 173
[25] A Low-Power Analog Baseband Section for 60-GHz Receivers in 90-nm CMOS
D'Amico, Stefano
Spagnolo, Annachiara
Donno, Andrea
Chironi, Vincenzo
Wambacq, Piet
Baschirotto, Andrea
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (08) : 1724 - 1735
[26] Design of a wideband low-power continuous-time ΣΔ modulator in 90 nm CMOS technology
Fang Chen
Till Kuendiger
Shervin Erfani
Majid Ahmadi
Analog Integrated Circuits and Signal Processing, 2008, 54 : 187 - 199
[27] Design of a wideband low-power continuous-time ΣΔ modulator in 90 nm CMOS technology
Chen, Fang
Kuendiger, Till
Erfani, Shervin
Ahmadi, Majid
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 54 (03) : 187 - 199
[28] A Low Power Two-Step Cyclic Time-to-Digital Converter without Startup Time Error in 180 nm CMOS
Van Nhan Nguyen
Lee, Jong-Wook
PROCEEDINGS OF 2018 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2018), 2018, : 116 - 120
[29] A Wideband 5 GHz Digital PLL Using a Low-Power Two-Step Time-to-Digital Converter
Hamza, A.
Ibrahim, S.
El-Nozahi, M.
Dessouky, M.
2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 328 - 331
[30] Design and Implementation of a Low Power Time-to-Digital Converter for Pixel Application
Pass, Mohammad Hassan
Sayedi, Sayed Masoud
Mehr, Seyed Amir Reza Ahmadi
2022 IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2022, : 94 - 97

← 1 2 3 4 5 →