Thermal-aware mapping and placement for 3-D NoC designs

被引：0
|
作者：
Addo-Quaye, C [1 ]
机构：
[1] Penn State Univ, University Pk, PA 16802 USA
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Networks on Chip (NoC) and 3-D Integrated Circuits have been proposed as solutions to the ever-growing interconnect woes surrounding Systems-On-Chip. 3-D designs however suffer from hotspot creation, due to the increase in the power density of parts of the chip. In this paper, we propose the use of a genetic algorithm for a thermal and communication aware mapping and placement of application tasks on 3-D NoC environment. Our results show a significant reduction in system temperature when compared to a random mapping and placement, and provide an encouraging situation for migration to the 3-D design space.
引用
收藏
页码：25 / 28
页数：4
相关论文
共 50 条
  • [41] PRATHAM: A Power Delivery-Aware and Thermal-Aware Mapping Framework for Parallel Embedded Applications on 3D MPSoCs
    Kapadia, Nishit
    Pasricha, Sudeep
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 525 - 528
  • [42] Thermal-aware placement for FPGAs using electrostatic charge model
    Jaffari, Javid
    Anis, Mohab
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 666 - +
  • [43] Thermal-Aware Task Mapping for Reconfigurable Channel Decoding
    Lin, Shu-Yen
    Lin, Cheng-Hung
    Su, Ho-Yun
    2014 IEEE INTERNATIONAL SYMPOSIUM ON BIOELECTRONICS AND BIOINFORMATICS (ISBB), 2014,
  • [44] Temperature Tracking and Management With Number-Limited Thermal Sensors for Thermal-Aware NoC Systems
    Chen, Kun-Chih
    Tang, Hsueh-Wen
    Liao, Yuan-Hao
    Yang, Yueh-Chi
    IEEE SENSORS JOURNAL, 2020, 20 (21) : 13018 - 13028
  • [45] A Novel Thermal-Aware Floorplanning and TSV Assignment With Game Theory for Fixed-Outline 3-D ICs
    Guan, Wenbo
    Tang, Xiaoyan
    Lu, Hongliang
    Zhang, Yuming
    Zhang, Yimen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (11) : 1639 - 1652
  • [46] 3D thermal-aware floorplanner using a MOEA approximation
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    Hidalgo, J. Ignacio
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 10 - 21
  • [47] Thermal-Aware Task Scheduling for 3D Multicore Processors
    Zhou, Xiuyi
    Yang, Jun
    Xu, Yi
    Zhang, Youtao
    Zhao, Jianhua
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (01) : 60 - 71
  • [48] Fixed-outline Thermal-aware 3D Floorplanning
    Xiao, Linfu
    Sinha, Subarna
    Xu, Jingyu
    Young, Evangeline F. Y.
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 552 - +
  • [49] Voltage-Frequency Planning for Thermal-Aware, Low-Power Design of Regular 3-D NoCs
    Arjomand, Mohammad
    Sarbazi-Azad, Hamid
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 57 - +
  • [50] 3D-Cool: Design and Development of Adaptive Thermal-Aware Three-Dimensional NoC-Based Multiprocessor Chip
    Pagracious, Vinod
    Dash, Ranjitha
    Turuk, Ashok Kumar
    PROCEEDINGS 2018 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS (COOL CHIPS), 2018,
12345