共 50 条
- [2] P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs [J]. 2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 160 - 165
- [3] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling [J]. COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30
- [5] Boosting the 3D thermal-aware floorplanning problem through a master-worker parallel MOEA [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (08): : 1089 - 1103
- [6] Thermal-Aware Floorplanning for 3D MPSoCs [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
- [7] The Thermal-aware Floorplanning for 3D ICs using carbon nanotube [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1155 - 1158
- [8] Thermal-aware incremental floorplanning for 3D ICs [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
- [9] Interconnect and thermal-aware floorplanning for 3D microprocessors [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
- [10] Thermal-aware detour routing in 3D NoCs [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 144 : 230 - 245