3D thermal-aware floorplanner using a MOEA approximation

被引:13
|
作者
Cuesta, David [1 ]
Risco-Martin, Jose L. [1 ]
Ayala, Jose L. [1 ]
Hidalgo, J. Ignacio [1 ]
机构
[1] Univ Complutense Madrid, E-28040 Madrid, Spain
基金
瑞士国家科学基金会;
关键词
3D architecture; Thermal-aware floorplan; Temperature; Reliability; Hot spots; Evolutionary algorithm; Through silicon vias optimization; ALGORITHM;
D O I
10.1016/j.vlsi.2012.04.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Two of the major concerns in 3D stacked technology are heat removal and power density distribution. In our work, we propose a novel 3D thermal-aware floorplanner. Our contributions include: 1. A novel multi-objective formulation to consider the thermal and performance constraints in the optimization approach. 2. Two efficient Multi-Objective Evolutionary Algorithm (MOEA) for the representation of the floorplanning model and for the optimization of thermal parameters and wire length. 3. A smooth integration of the MOEA model with an accurate thermal modeling of the architecture. The experimental work is conducted for two realistic many-core single-chip architectures: an homogeneous system resembling INTEL's SCC, and an improved heterogeneous setup. The results show promising improvements of the mean and peak temperature, as well as the thermal gradient, with a reduced overhead in the wire length of the system. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:10 / 21
页数:12
相关论文
共 50 条
  • [1] 3D thermal-aware floorplanner using a MILP approximation
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (05) : 344 - 354
  • [2] P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs
    Al Saleh, Dima
    Safari, Yousef
    Amik, Fahad Rahman
    Vaisband, Boris
    [J]. 2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 160 - 165
  • [3] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling
    Guo, Wei
    Zhang, Minxuan
    Li, Peng
    Yao, Chaoyun
    Zhou, Hongwei
    [J]. COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30
  • [4] Thermal-aware floorplanner for 3D IC, including TSVs, liquid microchannels and thermal domains optimization
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    Ignacio Hidalgo, J.
    [J]. APPLIED SOFT COMPUTING, 2015, 34 : 164 - 177
  • [5] Boosting the 3D thermal-aware floorplanning problem through a master-worker parallel MOEA
    Arnaldo, Ignacio
    Cuesta-Infante, Alfredo
    Manuel Colmenar, J.
    Risco-Martin, Jose L.
    Ayala, Jose L.
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (08): : 1089 - 1103
  • [6] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
  • [7] The Thermal-aware Floorplanning for 3D ICs using carbon nanotube
    Shi, Shengqing
    Zhang, Xi
    Luo, Rong
    [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1155 - 1158
  • [8] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [9] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
  • [10] Thermal-aware detour routing in 3D NoCs
    Mukherjee, Priyajit
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 144 : 230 - 245