3D thermal-aware floorplanner using a MILP approximation

被引：8
|
作者：
Cuesta, David [1 ]
Risco-Martin, Jose L. [1 ]
Ayala, Jose L. [1 ]
机构：
[1] Fac Informat, Madrid 28040, Spain
来源：
MICROPROCESSORS AND MICROSYSTEMS | 2012年 / 36卷 / 05期
基金：
瑞士国家科学基金会;
关键词：
Design; Performance; Real-time and embedded systems; Problem Solving; Control Methods and Search Heuristic methods;
D O I：
10.1016/j.micpro.2012.02.012
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
One of the most important concerns in 3D technology is heat removal. In this paper we propose a 3D thermal-aware floorplanner. Our contributions include: (1) a novel multi-objective formulation to consider the thermal and performance constraints in the optimization approach; (2) an efficient Mixed Integer Linear Programming (MILP) representation of the floorplanning model; and (3) a smooth integration of the MILP model with an accurate thermal modelling of the architecture. The experimental results for several realistic 3D stacks based on the Niagara system show promising improvements of the main thermal metrics, with a reduced overhead in the wire length of the system. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码：344 / 354
页数：11
相关论文
共 50 条
  • [1] 3D thermal-aware floorplanner using a MOEA approximation
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    Hidalgo, J. Ignacio
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 10 - 21
  • [2] P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs
    Al Saleh, Dima
    Safari, Yousef
    Amik, Fahad Rahman
    Vaisband, Boris
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 160 - 165
  • [3] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling
    Guo, Wei
    Zhang, Minxuan
    Li, Peng
    Yao, Chaoyun
    Zhou, Hongwei
    COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30
  • [4] Thermal-aware floorplanner for 3D IC, including TSVs, liquid microchannels and thermal domains optimization
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    Ignacio Hidalgo, J.
    APPLIED SOFT COMPUTING, 2015, 34 : 164 - 177
  • [5] Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
    Ma, Yuchun
    Li, Xin
    Wang, Yu
    Hong, Xianlong
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12): : 2979 - 2989
  • [6] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
  • [7] The Thermal-aware Floorplanning for 3D ICs using carbon nanotube
    Shi, Shengqing
    Zhang, Xi
    Luo, Rong
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1155 - 1158
  • [8] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [9] Thermal-aware detour routing in 3D NoCs
    Mukherjee, Priyajit
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 144 : 230 - 245
  • [10] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
12345