3D thermal-aware floorplanner using a MILP approximation

被引：8

作者：

Cuesta, David ^{[1
]}

Risco-Martin, Jose L. ^{[1
]}

Ayala, Jose L. ^{[1
]}

机构：

[1] Fac Informat, Madrid 28040, Spain

来源：

MICROPROCESSORS AND MICROSYSTEMS | 2012年 / 36卷 / 05期

基金：

瑞士国家科学基金会;

关键词：

Design; Performance; Real-time and embedded systems; Problem Solving; Control Methods and Search Heuristic methods;

D O I：

10.1016/j.micpro.2012.02.012

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

One of the most important concerns in 3D technology is heat removal. In this paper we propose a 3D thermal-aware floorplanner. Our contributions include: (1) a novel multi-objective formulation to consider the thermal and performance constraints in the optimization approach; (2) an efficient Mixed Integer Linear Programming (MILP) representation of the floorplanning model; and (3) a smooth integration of the MILP model with an accurate thermal modelling of the architecture. The experimental results for several realistic 3D stacks based on the Niagara system show promising improvements of the main thermal metrics, with a reduced overhead in the wire length of the system. (C) 2012 Elsevier B.V. All rights reserved.

引用

页码：344 / 354

页数：11

共 50 条

[31] Thermal-Aware Design of 3D ICs with Inter-Tier Liquid Cooling
Atienza, David
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[32] Thermal-aware, heterogeneous materials for improved energy and reliability in 3D PCM architectures
Saadeldeen, Heba
Deng, Zhaoxia
Sherwood, Timothy
Chong, Frederic T.
MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2017, : 223 - 236
[33] Dynamic Buffer Allocation for Thermal-aware 3D Network-on-Chip Systems
Chou, Ciao-Ting
Lin, Yen-Po
Chiang, Kai-Yu
Chen, Kun-Chih
2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
[34] Thermal-Aware Post Layout Voltage-Island Generation for 3D ICs
Ning Xu
Yu-Chun Ma
Jia Liu
Shou-Chun Tao
Journal of Computer Science and Technology, 2013, 28 : 671 - 681
[35] Thermal-Aware Mapping of Streaming Applications on 3D Multi-Processor Systems
Cox, Marco
Singh, Amit Kumar
Kumar, Akash
Corporaal, Henk
2013 IEEE 11TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2013, : 11 - 20
[36] A Combination of Evolutionary Algorithm and Mathematical Programming for the 3D Thermal-Aware Floorplanning Problem
Cuesta, David
Risco-Martin, Jose L.
Ayala, Jose L.
Ignacio Hidalgo, J.
GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, 2011, : 1731 - 1738
[37] Thermal-Aware Floorplan Schemes for Reliable 3D Multi-core Processors
Son, Dong Oh
Park, Young Jin
Ahn, Jin Woo
Park, Jae Hyung
Kim, Jong Myon
Kim, Cheol Hong
COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2011, PT II, 2011, 6783 : 463 - 474
[38] Thermal-Aware Task Mapping in 3D Manycores Targeting High Performance Applications
Senejani, Sadaf Abaei
Abdollahi, Meisam
Namazi, Alireza
Patooghy, Ahmad
2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 1554 - 1559
[39] Thermal-Aware Floorplanning with Min-cut Die Partition for 3D ICs
Jang, Cheoljon
Chong, Jong-who
ETRI JOURNAL, 2014, 36 (04) : 634 - 641
[40] Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs
Li, Zuowei
Ma, Yuchun
Zhou, Qiang
Cai, Yici
Wang, Yu
Huang, Tingting
Xie, Yuan
2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 47 - 52

← 1 2 3 4 5 →