A Multi-mode 30 GHz 2 Degree RMS Power Efficient Phase-Locked Loop Frequency Synthesizer

被引：0

作者：

Mahalingam, Nagarajan ^{[1
]}

Wang, Yisheng ^{[2
]}

Thangarasu, Bharatha Kumar ^{[2
]}

Ma, Kaixue ^{[3
]}

Yeol, Kiat Seng ^{[1
,2
]}

Tan, Yung Sern ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore

[2] Singapore Univ Technol & Design, Engn Prod Dev, Singapore, Singapore

[3] Univ Elect Sci & Technol China, Sch Phys Elect, Chengdu, Peoples R China

来源：

2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS) | 2016年

关键词：

30; GHz; 60; fractional-N; frequency synthesizer; multi-mode; PLL; VCO;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a multi-mode power efficient PLL synthesizer with low power consumption and low phase noise using coupled-tank voltage controlled oscillator and local oscillator chain for 60 GHz transceiver supporting IEEE 802.11 ad standards. Fabricated in commercial 0.18 mu m SiGe BiCMOS process with a single 1.8 V supply, the PLL synthesizer covers frequency from 29.5 GHz to 33.5 GHz with a RMS noise of 2 degrees integrated over phase noise from 10 kHz to 10 MHz. The fully integrated PLL synthesizer consumes low power of only 63 mW and occupies an area of 1.1 mm x 1.6 mm excluding the loop filter.

引用

页数：4

共 50 条

[21] A Fast Automatic Frequency Calibration (AFC) Scheme for Phase-Locked Loop (PLL) Frequency Synthesizer
Jeong, Chan-Young
Choi, Dong-Ho
Yoo, Changsik
RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, : 527 - 530
[22] Compact Modeling of Phase-Locked Loop Frequency Synthesizer for Transient Phase Noise and Jitter Simulation
Liu, Lechang
Pokharel, Ramesh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (01) : 166 - 170
[23] A 2 V 1.6 GHz BJT phase-locked loop
Chen, WZ
Wu, JT
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 563 - 566
[24] Design and implementation of a novel frequency modulation circuit using a phase-locked loop synthesizer
Yang, SS
Lee, JH
Yeom, KW
MICROWAVE JOURNAL, 2005, 48 (02) : 80 - +
[25] Design and implementation of a novel frequency modulation circuit using a phase-locked loop synthesizer
Yang, Seong-Sik
Lee, Jong-Hwan
Yeom, Kyung-Whan
Microwave Journal, 2005, 48 (02): : 80 - 92
[26] Ultra-Small Step Frequency Synthesizer for Control of Phase-Locked Loop Systems
Zhmud, Vadim
Ivoilov, Andrey
Dimitrov, Lubomir
2018 INTERNATIONAL SCIENTIFIC MULTI-CONFERENCE ON INDUSTRIAL ENGINEERING AND MODERN TECHNOLOGIES (FAREASTCON), 2018,
[27] Model-oriented design of a linear astatic phase-locked loop frequency synthesizer
Romanov, S. K.
Tikhomirov, N. M.
Len'shin, A. V.
Rakhmanin, D. N.
Tikhomirov, V. N.
2018 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO), 2018,
[28] A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit
Kuang, Xiaofei
Wu, Nanjian
Shou, Guoliang
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3290 - 3294
[29] Design of Intelligent Radio-Frequency Signal Generator Based on Phase-locked Loop Frequency Synthesizer
Sun, Zengyou
Tian, Yong
Zhang, Jin
2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 5, 2010, : 222 - 224
[30] Design of A 26GHz Phase-Locked Frequency Synthesizer in 0.13um CMOS
Chen Yueyang
Zhong Shun'an
Dang Hua
2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 2, 2009, : 541 - 544

← 1 2 3 4 5 →