A Multi-mode 30 GHz 2 Degree RMS Power Efficient Phase-Locked Loop Frequency Synthesizer

被引：0

作者：

Mahalingam, Nagarajan ^{[1
]}

Wang, Yisheng ^{[2
]}

Thangarasu, Bharatha Kumar ^{[2
]}

Ma, Kaixue ^{[3
]}

Yeol, Kiat Seng ^{[1
,2
]}

Tan, Yung Sern ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore

[2] Singapore Univ Technol & Design, Engn Prod Dev, Singapore, Singapore

[3] Univ Elect Sci & Technol China, Sch Phys Elect, Chengdu, Peoples R China

来源：

2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS) | 2016年

关键词：

30; GHz; 60; fractional-N; frequency synthesizer; multi-mode; PLL; VCO;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a multi-mode power efficient PLL synthesizer with low power consumption and low phase noise using coupled-tank voltage controlled oscillator and local oscillator chain for 60 GHz transceiver supporting IEEE 802.11 ad standards. Fabricated in commercial 0.18 mu m SiGe BiCMOS process with a single 1.8 V supply, the PLL synthesizer covers frequency from 29.5 GHz to 33.5 GHz with a RMS noise of 2 degrees integrated over phase noise from 10 kHz to 10 MHz. The fully integrated PLL synthesizer consumes low power of only 63 mW and occupies an area of 1.1 mm x 1.6 mm excluding the loop filter.

引用

页数：4

共 50 条

[31] Design of 120:1 Frequency Divider for a 12.6 GHz Phase-Locked Loop
Duong, H. T.
Tran, N.
Huynh, A. T.
Le, H. V.
Skafidas, E.
2014 1ST AUSTRALIAN MICROWAVE SYMPOSIUM (AMS), 2014, : 33 - 34
[32] A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit
Kuang, Xiaofei
Wu, Nanjian
Shou, Guoliang
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3290 - 3294
[33] A modeling platform for efficient characterization of phase-locked loop Δ-Σ frequency synthesizers
Bourdi, Taoufik
Borjak, Assaad
Kale, Izzet
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3221 - +
[34] New fractional phase-locked loop frequency synthesizer using a sigma-delta modulator
Stork, M
DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, : 367 - 370
[35] S-band Phase-locked Loop Frequency Synthesizer for Satellite Communication and Space Applications
Xia, Xinlin
Wang, Yanjie
2024 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, IMS 2024, 2024, : 517 - 520
[36] A 2-GHz 1.6-mW phase-locked loop
Razavi, B
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) : 730 - 735
[37] A 2-GHz 1.6-mW phase-locked loop
Razavi, B
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 26 - 27
[38] A power-efficient wide-range phase-locked loop
Chen, OTC
Sheen, RRB
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 51 - 62
[39] An Area-Efficient CMOS Current-Mode Phase-Locked Loop
DiClemente, D.
Yuan, F.
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 574 - +
[40] A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency
Tsai, Kun-Hung
Liu, Shen-Iuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 80 - 88

← 1 2 3 4 5 →