A Multi-mode 30 GHz 2 Degree RMS Power Efficient Phase-Locked Loop Frequency Synthesizer

被引：0

作者：

Mahalingam, Nagarajan ^{[1
]}

Wang, Yisheng ^{[2
]}

Thangarasu, Bharatha Kumar ^{[2
]}

Ma, Kaixue ^{[3
]}

Yeol, Kiat Seng ^{[1
,2
]}

Tan, Yung Sern ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore

[2] Singapore Univ Technol & Design, Engn Prod Dev, Singapore, Singapore

[3] Univ Elect Sci & Technol China, Sch Phys Elect, Chengdu, Peoples R China

来源：

2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS) | 2016年

关键词：

30; GHz; 60; fractional-N; frequency synthesizer; multi-mode; PLL; VCO;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a multi-mode power efficient PLL synthesizer with low power consumption and low phase noise using coupled-tank voltage controlled oscillator and local oscillator chain for 60 GHz transceiver supporting IEEE 802.11 ad standards. Fabricated in commercial 0.18 mu m SiGe BiCMOS process with a single 1.8 V supply, the PLL synthesizer covers frequency from 29.5 GHz to 33.5 GHz with a RMS noise of 2 degrees integrated over phase noise from 10 kHz to 10 MHz. The fully integrated PLL synthesizer consumes low power of only 63 mW and occupies an area of 1.1 mm x 1.6 mm excluding the loop filter.

引用

页数：4

共 50 条

[11] Reducing the level of spurious components in the phase-locked loop frequency synthesizer
Romanov, S. K.
Markov, I. A.
Grechishkin, A. V.
Maturazov, M. V.
Savchenko, M. P.
Maturazova, T. V.
2017 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SINKHROINFO), 2017,
[12] Calculation and measurement of lock time in a phase-locked loop frequency synthesizer
Krug, F
Wilwert, J
MICROWAVE JOURNAL, 2002, 45 (04) : 22 - +
[13] SPEED CONTROL BY A PHASE-LOCKED LOOP USED AS A FREQUENCY-SYNTHESIZER
WULICH, D
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1984, 31 (04) : 391 - 393
[14] Calculation and measurement of lock time in a phase-locked loop frequency synthesizer
Krug, F., 1600, Horizon House (45):
[15] FREQUENCY AGILE PHASE-LOCKED LOOP SYNTHESIZER FOR A COMMUNICATIONS SATELLITE.
Rhodes, Russell R.
Hutchinson, Warren K.
Hutchinson Jr., Ben H.
NTC Conference Record - National Telecommunications Conference, 1980, 1 : 1 - 22
[16] Overhead Minimization Techniques for Digital Phase-Locked Loop Frequency Synthesizer
Chen, Mike Shuo-Wei
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 682 - 685
[17] A 10 GHz SiGeBiCMOS phase-locked-loop frequency synthesizer
Klepser, BUH
Scholz, M
Klein, W
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 567 - 570
[18] Controlling of digital frequency synthesizer with phase-locked system in ultimate mode
Ghelozhe, YA
Klimenko, PP
11TH INTERNATIONAL CONFERENCE MICROWAVE & TELECOMMUNICATION TECHNOLOGY, CONFERENCE PROCEEDINGS, 2001, : 139 - 140
[19] A 10-GHz SiGeBiCMOS phase-locked-loop frequency synthesizer
Klepser, BUH
Scholz, M
Götz, E
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) : 328 - 335
[20] A 1.5-1.9GHz PHASE-LOCKED LOOP (PLL) FREQUENCY SYNTHESIZER WITH AFC AND Σ-Δ MODULATOR FOR SUB-GHZ WIRELESS TRANSCEIVER
Jin, Zongming
Yu, Xiaobao
Han, Siyang
Song, Ying
Wang, Ziqiang
Wen, Jia
Chi, Baoyong
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,

← 1 2 3 4 5 →