A Fast Automatic Frequency Calibration (AFC) Scheme for Phase-Locked Loop (PLL) Frequency Synthesizer

被引：0

作者：

Jeong, Chan-Young ^{[1
]}

Choi, Dong-Ho ^{[1
]}

Yoo, Changsik ^{[1
]}

机构：

[1] Hanyang Univ, Dept ECE, Integrated Circuit Lab, Seoul 133791, South Korea

来源：

RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM | 2009年

关键词：

Automatic frequency calibration (AFC); voltage controlled oscillator (VCO); phase locked loop (PLL); frequency synthesizer; phase noise; VCO;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A noble automatic frequency calibration (AFC) scheme is proposed for phase-locked loop (PILL) based frequency synthesizer. For fast AFC operation, the frequency control code is updated right after the frequency difference is detected. The uncertainty of the phase relationship between the reference clock and VCO output is eliminated by comparing the divided VCO clock with two-phase reference clocks. The AFC is applied to a CMOS frequency synthesizer. The measured worst case AFC time is less than 1.6 mu s. The AFC circuit implemented in a 0.18 mu m CMOS process occupies 0.01mm(2). The phase noise of the frequency synthesizer output is -113dBc/Hz at MHz offset from the 4GHz carrier. The whole frequency synthesizer consumes 23mW from a 1.8V supply.

引用

页码：527 / 530

页数：4

共 50 条

[1] Fractional phase-locked loop frequency synthesizer
Stork, M
Kaspar, P
SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 129 - 132
[2] A Fast and Accurate Automatic Frequency Calibration Scheme for Frequency Synthesizer
Dun, Yan
Li, Jiancheng
Li, Songting
Gu, Xiaochen
Huang, Chong
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[3] A 1.5-1.9GHz PHASE-LOCKED LOOP (PLL) FREQUENCY SYNTHESIZER WITH AFC AND Σ-Δ MODULATOR FOR SUB-GHZ WIRELESS TRANSCEIVER
Jin, Zongming
Yu, Xiaobao
Han, Siyang
Song, Ying
Wang, Ziqiang
Wen, Jia
Chi, Baoyong
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[4] A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit
Kuang, Xiaofei
Wu, Nanjian
Shou, Guoliang
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3290 - 3294
[5] A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit
Kuang, Xiaofei
Wu, Nanjian
Shou, Guoliang
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3290 - 3294
[6] A NEW PHASE-LOCKED LOOP USED IN A FREQUENCY-SYNTHESIZER
SONG, JS
HUANG, RY
TSAO, R
WU, YX
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1992, 41 (03) : 432 - 437
[7] A supplementary automatic frequency pull-in method for phase-locked frequency synthesizer
Gao, ST
Zhu, JW
ICR '96 - 1996 CIE INTERNATIONAL CONFERENCE OF RADAR, PROCEEDINGS, 1996, : 183 - 186
[8] Pulsed phase-locked loop calibration over frequency
Froggatt, ME
Allison, SG
Moore, JP
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1996, 45 (01) : 123 - 126
[9] Reducing the level of spurious components in the phase-locked loop frequency synthesizer
Romanov, S. K.
Markov, I. A.
Grechishkin, A. V.
Maturazov, M. V.
Savchenko, M. P.
Maturazova, T. V.
2017 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SINKHROINFO), 2017,
[10] Calculation and measurement of lock time in a phase-locked loop frequency synthesizer
Krug, F
Wilwert, J
MICROWAVE JOURNAL, 2002, 45 (04) : 22 - +

← 1 2 3 4 5 →