Reliability driven module generation for analog layouts

被引：0
|
作者：
Wolf, M [1 ]
Kleine, U [1 ]
机构：
[1] Otto Von Guericke Univ, Inst Measurement Technol & Elect IPE, D-39016 Magdeburg, Germany
来源：
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS | 1999年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper new features of a module generator environment [11] will be presented for reliability improvements in analog circuit layouts. The reliability of analog layouts is improved by an automatic check of electrical constraints like electromigration and voltage drop due to interconnection resistances after the modules have been generated. If a check failed constraints are automatically added and the layout is automatically rebuilt. The new features will be demonstrated with several layout examples.
引用
收藏
页码：412 / 415
页数：4
相关论文
共 50 条
  • [1] New description language and graphical user interface for module generation in analog layouts
    Wolf, M
    Kleine, U
    Schulze, J
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E290 - E293
  • [2] Procedural Module Generation for Parameterized Layouts
    Wang, Zhi-Wen
    Tseng, I-Lun
    Postula, Adam
    2013 IEEE TENCON SPRING CONFERENCE, 2013, : 548 - 551
  • [3] Schematic driven module generation for analog circuits with performance optimization and matching considerations
    Naiknaware, R
    Fiez, T
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 481 - 484
  • [4] Mechanical investigations on metallization layouts of solar cells with respect to module reliability
    Dietrich, Sascha
    Pander, Matthias
    Sander, Martin
    Ebert, Matthias
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON CRYSTALLINE SILICON PHOTOVOLTAICS (SILICONPV 2013), 2013, 38 : 488 - 497
  • [5] Multilevel symmetry-constraint generation for retargeting large analog layouts
    Bhattacharya, Sambuddha
    Jangkrajamg, Nuttom
    Shi, C-J. Richard
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (06) : 945 - 960
  • [6] A Simplified Methodology for Complex Analog Module Layout Generation
    Chawda, Pradeep Kumar
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 82 - 87
  • [7] Routable and Matched Layout Styles for Analog Module Generation
    Liu, Bo
    Chen, Gong
    Yang, Bo
    Nakatake, Shigetoshi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2018, 23 (04)
  • [8] Template-driven parasitic-aware optimization of analog integrated circuit layouts
    Bhattacharya, S
    Jangkrajarng, N
    Shi, CJR
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 644 - 647
  • [9] A tool for automated analog CMOS layout module generation and placement
    Khademsameni, P
    Syrzycki, M
    IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, : 416 - 421
  • [10] Formulating the empirical strategies in module generation of analog MOS layout
    Yan, Tan
    Nojima, Takashi
    Nakatake, Shigetoshi
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 44 - +
12345