Formulating the empirical strategies in module generation of analog MOS layout

被引:0
|
作者
Yan, Tan [1 ]
Nojima, Takashi [2 ,3 ]
Nakatake, Shigetoshi [2 ]
机构
[1] Univ Kitakyushu, R&D Ctr Semicond Design, Wakamatsu Ku, 1-1,Hibikino, Kitakyushu, Fukuoka 8080135, Japan
[2] Univ Kitakyushu, Dept Informat & Media Sci, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
[3] Jedat Innovat Inc, R&D Div, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In module generation for analog cell layout, it is necessary to incorporate the designers' empirical techniques to achieve small area as well as high performance. This paper presents the formulation of two types of module generation problems, faithful to expert's empirical knowledge, to ease such incorporation. One is series module generation problem, where we introduce equivalent circuit modifications to maximize the diffusion merging and minimize the number of diffusion contacts. The other is the common-centroid module generation problem which is formulated as a mathematical optimization problem taking coincidence, symmetry, dispersion and compactness into consideration. A greedy algorithm is also presented to solve this problem.
引用
收藏
页码:44 / +
页数:2
相关论文
共 50 条
  • [1] A Simplified Methodology for Complex Analog Module Layout Generation
    Chawda, Pradeep Kumar
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 82 - 87
  • [2] Routable and Matched Layout Styles for Analog Module Generation
    Liu, Bo
    Chen, Gong
    Yang, Bo
    Nakatake, Shigetoshi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2018, 23 (04)
  • [3] A tool for automated analog CMOS layout module generation and placement
    Khademsameni, P
    Syrzycki, M
    IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, : 416 - 421
  • [4] Module generators for a regular analog layout
    Kampe, J
    Wisser, C
    Scarbata, G
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 280 - 285
  • [5] An analog layout floorplanner using its parameterized module layout structure
    Kim, YS
    Yoon, KS
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 397 - 400
  • [6] Automatic device layout generation for analog layout retargeting
    Hartono, R
    Jangkrajarng, N
    Bhattacharya, S
    Shi, CJR
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 457 - 462
  • [7] FLAG: a flexible layout generator for analog MOS transistors
    UMR CNRS, Ecully, France
    IEEE J Solid State Circuits, 6 (896-903):
  • [8] Constraints generation for analog circuits layout
    Hao, QS
    Dong, SQ
    Chen, S
    Hong, XL
    Su, Y
    Qu, ZY
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1339 - 1343
  • [9] Twin-row-style for MOS Analog Layout
    Liu, Bo
    Nakatake, Shigetoshi
    Yang, Bo
    Chen, Gong
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 141 - 144
  • [10] FLAG: A flexible layout generator for analog MOS transistors
    Mathias, H
    Berger-Toussan, J
    Jacquemod, G
    Gaffiot, F
    Le Helley, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (06) : 896 - 903