共 50 条
- [32] Automatic Analog IC Layout Generation based on an Evolutionary Computation Approach GECCO 2007: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2007, : 2261 - 2261
- [34] A parameterised block-level layout generation system for CMOS analog ICs ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 197 - 200
- [35] LAYGEN - Automatic layout generation of analog ICs from hierarchical template descriptions PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 213 - +
- [36] Analog Layout Constraints Resolution and Shape Function Generation using Satisfiability Modulo Theories 2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
- [37] Automated Analog IC Design Constraints Generation for a Layout-Aware Sizing Approach 2016 13TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2016,
- [39] New description language and graphical user interface for module generation in analog layouts ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E290 - E293
- [40] Schematic driven module generation for analog circuits with performance optimization and matching considerations IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 481 - 484