Formulating the empirical strategies in module generation of analog MOS layout

被引:0
|
作者
Yan, Tan [1 ]
Nojima, Takashi [2 ,3 ]
Nakatake, Shigetoshi [2 ]
机构
[1] Univ Kitakyushu, R&D Ctr Semicond Design, Wakamatsu Ku, 1-1,Hibikino, Kitakyushu, Fukuoka 8080135, Japan
[2] Univ Kitakyushu, Dept Informat & Media Sci, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
[3] Jedat Innovat Inc, R&D Div, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In module generation for analog cell layout, it is necessary to incorporate the designers' empirical techniques to achieve small area as well as high performance. This paper presents the formulation of two types of module generation problems, faithful to expert's empirical knowledge, to ease such incorporation. One is series module generation problem, where we introduce equivalent circuit modifications to maximize the diffusion merging and minimize the number of diffusion contacts. The other is the common-centroid module generation problem which is formulated as a mathematical optimization problem taking coincidence, symmetry, dispersion and compactness into consideration. A greedy algorithm is also presented to solve this problem.
引用
收藏
页码:44 / +
页数:2
相关论文
共 50 条
  • [31] AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation
    Lourenco, Nuno
    Martins, Ricardo
    Canelas, Antonio
    Povoa, Ricardo
    Horta, Nuno
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 316 - 329
  • [32] Automatic Analog IC Layout Generation based on an Evolutionary Computation Approach
    Lourenco, Nuno
    Horta, Nuno
    GECCO 2007: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2007, : 2261 - 2261
  • [33] Non-deterministic constraint generation for analog and mixed-signal layout
    Charbon, E
    Malavasi, E
    Miliozzi, P
    SangiovanniVincentelli, A
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (10) : 1032 - 1043
  • [34] A parameterised block-level layout generation system for CMOS analog ICs
    Wu, PB
    Mack, RJ
    Massara, RE
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 197 - 200
  • [35] LAYGEN - Automatic layout generation of analog ICs from hierarchical template descriptions
    Lourenco, Nuno
    Vianello, Michele
    Guilherme, Jorge
    Horta, Nuno
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 213 - +
  • [36] Analog Layout Constraints Resolution and Shape Function Generation using Satisfiability Modulo Theories
    Saif, Sherif M.
    Dessouky, Mohamed
    Abbas, Hazem
    El-Kharashi, M. Watheq
    Nassar, Salwa
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
  • [37] Automated Analog IC Design Constraints Generation for a Layout-Aware Sizing Approach
    Ferreira, Andre
    Lourenco, Nuno
    Martins, Ricardo
    Horta, Nuno
    2016 13TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2016,
  • [38] Analog Circuit Synthesis with Constraint Generation of Layout-Dependent Effects by Geometric Programming
    Zhang, Yu
    Chen, Gong
    Yang, Bo
    Li, Jing
    Dong, Qing
    Li, Ming-Yu
    Nakatake, Shigetoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2487 - 2498
  • [39] New description language and graphical user interface for module generation in analog layouts
    Wolf, M
    Kleine, U
    Schulze, J
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E290 - E293
  • [40] Schematic driven module generation for analog circuits with performance optimization and matching considerations
    Naiknaware, R
    Fiez, T
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 481 - 484