共 50 条
- [43] Efficient Analog Layout Generation for In-RRAM Computing Circuits via Area and Wire Optimization 2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 1085 - 1090
- [44] LIT - An automatic layout generation tool for trapezoidal association of transistors for basic analog budding blocks DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1106 - 1107
- [45] Development of module generators from extracted design procedures - application to analog device generation - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 1995, E78-A (02): : 160 - 168
- [47] Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2999 - 3002
- [48] A GATE MATRIX DEFORMATION AND 3-DIMENSIONAL MAZE ROUTING FOR DENSE MOS MODULE GENERATION PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 23 - 26
- [49] The Second Generation of the Layout Styles for MOSFETs to Further Boosting the Electrical Performance of Analog MOSFETs and CMOS ICs 35TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO2021), 2021,