Formulating the empirical strategies in module generation of analog MOS layout

被引:0
|
作者
Yan, Tan [1 ]
Nojima, Takashi [2 ,3 ]
Nakatake, Shigetoshi [2 ]
机构
[1] Univ Kitakyushu, R&D Ctr Semicond Design, Wakamatsu Ku, 1-1,Hibikino, Kitakyushu, Fukuoka 8080135, Japan
[2] Univ Kitakyushu, Dept Informat & Media Sci, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
[3] Jedat Innovat Inc, R&D Div, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In module generation for analog cell layout, it is necessary to incorporate the designers' empirical techniques to achieve small area as well as high performance. This paper presents the formulation of two types of module generation problems, faithful to expert's empirical knowledge, to ease such incorporation. One is series module generation problem, where we introduce equivalent circuit modifications to maximize the diffusion merging and minimize the number of diffusion contacts. The other is the common-centroid module generation problem which is formulated as a mathematical optimization problem taking coincidence, symmetry, dispersion and compactness into consideration. A greedy algorithm is also presented to solve this problem.
引用
收藏
页码:44 / +
页数:2
相关论文
共 50 条
  • [41] Knowledge Generation Strategies: Empirical Analysis of Industrial Enterprises
    Panikarova, Svetlana
    Vlasov, Maxim
    JOURNAL OF INFORMATION & KNOWLEDGE MANAGEMENT, 2016, 15 (02)
  • [42] DeMixGen: Deterministic Mixed-Signal Layout Generation With Separated Analog and Digital Signal Paths
    Lin, Mark Po-Hung
    Chang, Po-Hsun
    Lee, Shuenn-Yuh
    Graeb, Helmut E.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (08) : 1229 - 1242
  • [43] Efficient Analog Layout Generation for In-RRAM Computing Circuits via Area and Wire Optimization
    Li, Bo-Han
    Lin, Kuan-Chih
    Zuo, Hao
    Pan, Po-Cheng
    Chen, Hung-Ming
    Jou, Shyh-Jye
    Liu, Chien-Nan Jimmy
    Lai, Bo-Cheng
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 1085 - 1090
  • [44] LIT - An automatic layout generation tool for trapezoidal association of transistors for basic analog budding blocks
    Girardi, A
    Bampi, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1106 - 1107
  • [45] Development of module generators from extracted design procedures - application to analog device generation -
    Morie, Takashi
    Onodera, Hidetoshi
    Tamaru, Keikichi
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 1995, E78-A (02): : 160 - 168
  • [46] DEVELOPMENT OF MODULE GENERATORS FROM EXTRACTED DESIGN PROCEDURES - APPLICATION TO ANALOG DEVICE GENERATION
    MORIE, T
    ONODERA, H
    TAMARU, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1995, E78A (02) : 160 - 168
  • [47] Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit
    Long, D
    Hong, XL
    Dong, SQ
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2999 - 3002
  • [48] A GATE MATRIX DEFORMATION AND 3-DIMENSIONAL MAZE ROUTING FOR DENSE MOS MODULE GENERATION
    SONE, Y
    SUZUKI, S
    ASADA, K
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 23 - 26
  • [49] The Second Generation of the Layout Styles for MOSFETs to Further Boosting the Electrical Performance of Analog MOSFETs and CMOS ICs
    Salerno Galembeck, Egon Henrique
    da Silva, Gabriel Augusto
    Gimenez, Salvador Pinillos
    35TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO2021), 2021,
  • [50] New Hybrid Generation of Layout Styles to Boost the Electrical, Energy, and Frequency Response Performances of Analog MOSFETs
    Salerno Galembeck, Egon Henrique
    Gimenez, Salvador Pinillos
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 3310 - 3318