Formulating the empirical strategies in module generation of analog MOS layout

被引:0
|
作者
Yan, Tan [1 ]
Nojima, Takashi [2 ,3 ]
Nakatake, Shigetoshi [2 ]
机构
[1] Univ Kitakyushu, R&D Ctr Semicond Design, Wakamatsu Ku, 1-1,Hibikino, Kitakyushu, Fukuoka 8080135, Japan
[2] Univ Kitakyushu, Dept Informat & Media Sci, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
[3] Jedat Innovat Inc, R&D Div, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In module generation for analog cell layout, it is necessary to incorporate the designers' empirical techniques to achieve small area as well as high performance. This paper presents the formulation of two types of module generation problems, faithful to expert's empirical knowledge, to ease such incorporation. One is series module generation problem, where we introduce equivalent circuit modifications to maximize the diffusion merging and minimize the number of diffusion contacts. The other is the common-centroid module generation problem which is formulated as a mathematical optimization problem taking coincidence, symmetry, dispersion and compactness into consideration. A greedy algorithm is also presented to solve this problem.
引用
收藏
页码:44 / +
页数:2
相关论文
共 50 条
  • [21] Layout generation algorithm for CMOS analog IC cells
    Liang, T
    Syrzycki, M
    UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 653 - 656
  • [22] Reliability driven module generation for analog layouts
    Wolf, M
    Kleine, U
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 412 - 415
  • [23] Research on Module Layout and Module Coverage of an Automobile Exhaust Thermoelectric Power Generation System
    Zhou, Weiqi
    Yang, Jiasheng
    Qin, Qing
    Zhu, Jiahao
    Xu, Shiyu
    Luo, Ding
    Wang, Ruochen
    ENERGIES, 2022, 15 (03)
  • [24] Stress-Aware Analog Layout Devices Pattern Generation
    El-Kenawy, Khaled
    Dessouky, Mohamed
    PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2016, : 233 - 238
  • [25] AnGeLa: A smart tool for the automatic layout generation of analog cells
    Zacatelco, HC
    Merino, RMMD
    Ortiz, MEMIM
    FloresVerdad, GE
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 282 - 285
  • [26] A tool for the automatic generation and analysis of regular analog layout modules
    Lomeli-Illescas, Ismael
    Solis-Bustos, Sergio A.
    Rayas-Sanchez, Jose E.
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 81 - 87
  • [27] AIDA: Robust Layout-Aware Synthesis of Analog ICs including Sizing and Layout Generation
    Martins, Ricardo
    Lourenco, Nuno
    Canelas, Antonio
    Povoa, Ricardo
    Horta, Nuno
    2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
  • [28] Empirical study of object-layout strategies and optimization techniques
    Eckel, N
    Gil, J
    ECOOP 2000 - OBJECT-ORIENTED PROGRAMMING, 2000, 1850 : 394 - 421
  • [29] Yield enhanced layout strategies for ratio-critical analog circuits
    Lin, Y
    Malik, SQ
    Geiger, RL
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 332 - 335
  • [30] LAYGEN II-Automatic Layout Generation of Analog Integrated Circuits
    Martins, Ricardo
    Lourenco, Nuno
    Horta, Nuno
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (11) : 1641 - 1654