Reliability driven module generation for analog layouts

被引：0
|
作者：
Wolf, M [1 ]
Kleine, U [1 ]
机构：
[1] Otto Von Guericke Univ, Inst Measurement Technol & Elect IPE, D-39016 Magdeburg, Germany
来源：
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS | 1999年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper new features of a module generator environment [11] will be presented for reliability improvements in analog circuit layouts. The reliability of analog layouts is improved by an automatic check of electrical constraints like electromigration and voltage drop due to interconnection resistances after the modules have been generated. If a check failed constraints are automatically added and the layout is automatically rebuilt. The new features will be demonstrated with several layout examples.
引用
收藏
页码：412 / 415
页数：4
相关论文
共 50 条
  • [41] Reliability Performance of Different Layouts of Wide Metal Tracks
    Kludt, Joerg
    Weide-Zaage, Kirsten
    Ackermann, Markus
    Kovacs, Christian
    Hein, Verena
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [42] MODULE GENERATION
    BRUNS, W
    COMMUNICATIONS IN ALGEBRA, 1976, 4 (04) : 341 - 373
  • [43] ON MODULE GENERATION
    MEYER, EL
    VLSI SYSTEMS DESIGN, 1987, 8 (03): : 48 - &
  • [44] Procedural Generation of Favela Layouts on Arbitrary Terrains
    Paetzhold Berwaldt, Natan Luiz
    Bettker, Rafael Vales
    Pozzer, Cesar Tadeu
    2020 19TH BRAZILIAN SYMPOSIUM ON COMPUTER GAMES AND DIGITAL ENTERTAINMENT (SBGAMES 2020), 2020, : 136 - 144
  • [45] Metrology for analog module testing using analog testability bus
    Su, CC
    Chen, YT
    Jou, SJ
    Ting, YT
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 594 - 599
  • [46] Thermal-Driven Floorplanning for Fixed Outline Layouts
    Banerjee, Suchandra
    Roy, Suchismita
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (05)
  • [47] Toward Partial Discharge Reduction by Corner Correction in Power Module Layouts
    Mukherjee, Shilpi
    Evans, Tristan
    Narayanasamy, Balaji
    Le, Quang
    Emon, Asif Imran
    Deshpande, Amol
    Luo, Fang
    Peng, Yarui
    Pytel, Steve
    Vrotsos, Tom
    Mantooth, Alan
    2018 IEEE 19TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2018,
  • [48] A Rectangular Cuboid Satellite Module Layouts Method Based on Integer Optimization
    Yang, Junjie
    Chen, Xiaoqian
    Yao, Wen
    PROCEEDINGS OF THE 2016 6TH INTERNATIONAL CONFERENCE ON ADVANCED DESIGN AND MANUFACTURING ENGINEERING (ICADME 2016), 2016, 96 : 398 - 403
  • [49] Type-driven data layouts for improved vectorisation
    Sinkarovs, Artjoms
    Scholz, Sven-Bodo
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (07): : 2092 - 2119
  • [50] Litho-driven layouts for reducing performance variability
    Garg, M
    Kumar, A
    van Wingerden, J
    Le Cam, L
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3551 - 3554
12345