Package to board interconnect design for minimum return loss

被引:0
|
作者
Sanchez, Adan S. [1 ]
Romo, Gerardo [1 ]
Armenta, Luis F. [1 ]
机构
[1] Intel, Syst Res Ctr Mexico, Tlaquepaque, Jal, Mexico
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Return loss from impedance discontinuities severely limits the bandwidth and power efficiency of chip-to-chip copper interconnects. Among the more frequently found discontinuities are vertical transitions connecting signals in different layers in the system. In this work, we present a general condition to improve return loss in vertical package to board transitions in high speed links. The relationship involves the impedance of on-package and on-board transmission lines as well as the via model. Experimental results that apply the proposed method show a 10-dB improvement in return loss. The proposed method can be applied in the design of copper interconnects with minimum reflection, which is a requirement of high-speed and low-power signaling systems.
引用
收藏
页码:12 / 15
页数:4
相关论文
共 50 条
  • [31] EMI reduction by chip-package-board co-design
    Kiyoshige, Sho
    Ichimura, Wataru
    Terasaki, Masahiro
    Kobayashi, Ryota
    Sudo, Toshio
    2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 946 - 951
  • [32] Design of minimum seepage loss canal sections
    Swamee, PK
    Mishra, GC
    Chahar, BR
    JOURNAL OF IRRIGATION AND DRAINAGE ENGINEERING, 2000, 126 (01) : 28 - 32
  • [33] Mars sample return: A direct and minimum-risk design
    Wercinski, PF
    JOURNAL OF SPACECRAFT AND ROCKETS, 1996, 33 (03) : 381 - 385
  • [34] Board level underfill solution for Chiplet Design and Heterogeneous Integration package
    Yang, Qingxu
    Hu, Xiaolong
    Lu, Jing
    Zhang, Qian
    Edwards, David
    Zhu, Huijia
    Pang, Lingyun
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [35] Design analysis of touch chip for enhanced package and board level reliability
    Tee, TY
    Ng, HS
    Siegel, H
    Bond, R
    Zhong, ZW
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 743 - 747
  • [36] Calculations of return loss of bonding wires fabricated on a test board by FDTD method
    Chen, Hsing-Yi
    Su, Chieh-Pin
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2007, 49 (07) : 1603 - 1606
  • [37] New technologies for board level interconnect
    Bjorndahl, WD
    Berenz, J
    2003 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-8, 2003, : 2511 - 2516
  • [38] Wireless Interconnect for Board and Chip Level
    Fettweis, Gerhard P.
    ul Hassan, Najeeb
    Landau, Lukas
    Fischer, Erik
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 958 - 963
  • [39] Optical interconnect on printed wiring board
    Karppinen, M
    Mäkinen, JT
    Kataja, K
    Tanskanen, A
    Alajoki, T
    Karioja, P
    Immonen, M
    Kivilahti, J
    PHOTONICS PACKAGING AND INTEGRATION IV, 2004, 5358 : 135 - 145
  • [40] A Hierarchical Simulation Flow for Return-Loss Optimization of Microprocessor Package Vertical Interconnects
    Sathanur, Arun V.
    Jandhyala, Vikram
    Braunisch, Henning
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (04): : 1021 - 1033