共 50 条
- [31] EMI reduction by chip-package-board co-design 2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 946 - 951
- [34] Board level underfill solution for Chiplet Design and Heterogeneous Integration package 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
- [35] Design analysis of touch chip for enhanced package and board level reliability 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 743 - 747
- [37] New technologies for board level interconnect 2003 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-8, 2003, : 2511 - 2516
- [38] Wireless Interconnect for Board and Chip Level DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 958 - 963
- [39] Optical interconnect on printed wiring board PHOTONICS PACKAGING AND INTEGRATION IV, 2004, 5358 : 135 - 145
- [40] A Hierarchical Simulation Flow for Return-Loss Optimization of Microprocessor Package Vertical Interconnects IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (04): : 1021 - 1033