Package to board interconnect design for minimum return loss

被引:0
|
作者
Sanchez, Adan S. [1 ]
Romo, Gerardo [1 ]
Armenta, Luis F. [1 ]
机构
[1] Intel, Syst Res Ctr Mexico, Tlaquepaque, Jal, Mexico
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Return loss from impedance discontinuities severely limits the bandwidth and power efficiency of chip-to-chip copper interconnects. Among the more frequently found discontinuities are vertical transitions connecting signals in different layers in the system. In this work, we present a general condition to improve return loss in vertical package to board transitions in high speed links. The relationship involves the impedance of on-package and on-board transmission lines as well as the via model. Experimental results that apply the proposed method show a 10-dB improvement in return loss. The proposed method can be applied in the design of copper interconnects with minimum reflection, which is a requirement of high-speed and low-power signaling systems.
引用
收藏
页码:12 / 15
页数:4
相关论文
共 50 条
  • [21] A Chip-Package-Board Co-design Methodology
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087
  • [22] Pad Design, Soldering Technology and Reliability of Package on Package-Study On the Deformation of Printed Board
    Ming, Fang
    Wang, Yuming
    Cai, Jian
    Gao, Jiancun
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 667 - 672
  • [23] Design for the Package-Board Transition and Its Testability Design in the Fan-Out Wafer-Level Package
    Chen, Ying
    Li, Jun
    Cao, Liqiang
    ELECTRONICS, 2022, 11 (12)
  • [24] High-density interconnect board design for wafer-level packaging
    Wu, B.
    Brown, B.
    Warner, E.
    ELECTRONICS LETTERS, 2011, 47 (20) : 1137 - 1138
  • [25] Board level reliability assessments of package on package
    Hwang, Tae-Kyung
    Sohn, Eun-Sook
    Kang, Won-Joon
    Cha, Se-Woong
    Lee, Joon-Yeob
    Hwang, Chan-Ha
    Lee, Choon-Heung
    2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 454 - 460
  • [26] System on a Package Innovations With Universal Chiplet Interconnect Express (UCIe) Interconnect
    Das Sharma, Debendra
    IEEE MICRO, 2023, 43 (02) : 76 - 85
  • [27] Design of Antenna on Package Exploiting Self-Resonance of Carrier Board
    Cheng, Ming-Hsien
    Lai, Chien-Pai
    Yen, Han-Chee
    Liao, Kuo-Hsien
    Chen, Shih-Yuan
    2012 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM (APSURSI), 2012,
  • [28] DESIGN PACKAGE FOR PCS COVERS SCHEMATIC CAPTURE THROUGH BOARD LAYOUT
    SHORTE, K
    ELECTRONIC DESIGN, 1985, 33 (07) : 197 - 203
  • [29] Power Integrity Design for Package-Board System Based on BGA
    Sun Haiyan
    Wang Xuemin
    Sun Ling
    Zhao Jicong
    Sun Wenjun
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 904 - 907
  • [30] Electrical design of wafer level package on board for gigabit data transmission
    Kim, W
    Madhavan, R
    Mao, J
    Choi, J
    Choi, S
    Ravi, D
    Sundaram, V
    Sankararaman, S
    Gupta, P
    Zhang, Z
    Lo, G
    Swaminathan, M
    Tummala, R
    Sitaraman, S
    Wong, CP
    Iyer, M
    Rotaru, M
    Tay, A
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 150 - 159