Effect of SOI LDMOS epitaxial layer thickness on breakdown voltage

被引:2
|
作者
Wu, Cheng-Yen [1 ]
You, Hsin-Chiang [1 ]
机构
[1] Natl Chin Yi Univ Technol, Dept Elect Engn, 57,Sec 2,Zhongshan Rd, Taichung 41170, Taiwan
关键词
Power Components; Breakdown Voltage; SOI; Epitaxial Layer; Simulation Software; TRENCH LDMOS; STRESS; FIELD; STI; TRANSISTORS; MOSFETS; IMPACT; LOCOS;
D O I
10.1109/IS3C.2018.00028
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Power semiconductors are commonly used in LED bulbs and computer transformers, and are also widely used in industrial equipment, automotive electronic ignition systems, mobile phone battery charging and communication equipment. Power semiconductors are also often used as protective switches as the first goalkeeper for electrical appliances. This paper mainly studies the effect of the epitaxial layer thickness on electric characteristics and finds the suitable epitaxial layer thickness to achieve breakdown voltage more than 700 V to ensure the safety of device usage. The power semiconductors simulated in this study achieve the static breakdown voltage of 805 V for the device based on the epitaxial layer (similar to 15 mu m) on SOI substrate. The device based on the epitaxial layer (similar to 3 mu m) on SOI substrate achieves the static breakdown voltage of 751 V, and reaches the dynamic breakdown voltage of 704 V under 5 V gate voltages.
引用
收藏
页码:80 / 83
页数:4
相关论文
共 50 条
  • [31] Experimental and theoretical study of an improved breakdown voltage SOI LDMOS with a reduced cell pitch
    罗小蓉
    王骁玮
    胡刚毅
    范远航
    周坤
    罗尹春
    范叶
    张正元
    梅勇
    张波
    Journal of Semiconductors, 2014, 35 (02) : 61 - 65
  • [32] Numerical Investigation of Transient Breakdown Voltage Enhancement in SOI LDMOS by Using a Step P-Type Doping Buried Layer
    Yang, Xiaoming
    Cao, Taiqiang
    Zhang, Xiaohua
    Li, Tianqian
    Luo, Hang
    MICROMACHINES, 2023, 14 (04)
  • [33] Double Enhance Dielectric Layer Electric Field High Voltage SOI LDMOS
    Yang, X. M.
    Zhang, B.
    Luo, X. R.
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [34] High-Voltage SOI SJ-LDMOS With a Nondepletion Compensation Layer
    Wang, Wenlian
    Zhang, Bo
    Li, Zhaoji
    Chen, Wanjun
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 68 - 71
  • [35] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    Hu, Xia-Rong
    Zhang, Bo
    Luo, Xiao-Rong
    Wang, Yuan-Gang
    Lei, Tian-Fei
    Li, Zhao-Ji
    CHINESE PHYSICS B, 2012, 21 (07)
  • [36] Breakdown characteristics of SOI LDMOS high voltage devices with variable low k dielectric laye
    IC Design Center, University of Electronic Science and Technology, Chengdu 610054, China
    Pan Tao Ti Hsueh Pao, 2006, 5 (881-885):
  • [37] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    胡夏融
    张波
    罗小蓉
    王元刚
    雷天飞
    李肇基
    Chinese Physics B, 2012, 21 (07) : 596 - 599
  • [38] Study of ultra-low specific on-resistance and high breakdown voltage SOI LDMOS based on electron accumulation effect
    Lyu, Haitao
    Dai, Hongli
    Wang, Luoxin
    Hu, Hongchao
    Xue, Yuming
    Qian, Tu
    ENGINEERING RESEARCH EXPRESS, 2023, 5 (03):
  • [39] Analysis and Modeling of the Snapback Voltage for Varying Buried Oxide Thickness in SOI-LDMOS Transistors
    Nikhil, KrishnanNadar Savithry
    DasGupta, Nandita
    DasGupta, Amitava
    Chakravorty, Anjan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) : 4003 - 4010
  • [40] SOI high-voltage device with step thickness sustained voltage layer
    Luo, X.
    Zhang, B.
    Li, Z.
    Zhang, W.
    Zhan, Z.
    Xu, H.
    ELECTRONICS LETTERS, 2008, 44 (01) : 55 - U71