Double Enhance Dielectric Layer Electric Field High Voltage SOI LDMOS

被引:0
|
作者
Yang, X. M. [1 ]
Zhang, B. [1 ]
Luo, X. R. [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
关键词
Back-gate; breakdown voltage; double enhance dielectric layer electric field; p-type layer; shield-trench; silicon-on-insulator LDMOS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A Double Enhance Dielectric Layer Electric Field (Double ENDIF) silicon-on-insulator (SOI) LDMOS is proposed for high breakdown voltage (BV). The electric field in the buried oxide at the source and drain sides is enhance by charges in shield-trench at positive back-gate bias, resulting to improve the BV. The electric characteristic of the new structure is research by 2D MECICI. Simulation result shows that BV of the new structure reaches 1025 V at 4 mu m and 1 mu m thickness of the silicon and buried oxide layers respectively.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] High voltage (>1100V) SOI LDMOS with an accumulated charges layer for double enhanced dielectric electric field
    Yang, Xiaoming
    Li, Tianqian
    Cai, Yu
    Wang, Jun
    Chen, Changjiang
    [J]. IEICE ELECTRONICS EXPRESS, 2013, 10 (04):
  • [2] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage
    王文廉
    张波
    李肇基
    [J]. Journal of Semiconductors, 2011, 32 (02) : 28 - 32
  • [3] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage
    Wang Wenlian
    Zhang Bo
    Li Zhaoji
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)
  • [4] High voltage SOI LDMOS with a compound buried layer
    罗小蓉
    胡刚毅
    周坤
    蒋永恒
    王沛
    王琦
    罗尹春
    张波
    李肇基
    [J]. Journal of Semiconductors, 2012, 33 (10) : 37 - 41
  • [5] High voltage SOI LDMOS with a compound buried layer
    Luo Xiaorong
    Hu Gangyi
    Zhou Kun
    Jiang Yongheng
    Wang Pei
    Wang Qi
    Luo Yinchun
    Zhang Bo
    Li Zhaoji
    [J]. JOURNAL OF SEMICONDUCTORS, 2012, 33 (10)
  • [6] The rule of field enhancement for buried dielectric layer of SOI high voltage devices
    Li, Z. J.
    Zhang, B.
    Luo, X. R.
    Hu, S. D.
    Fang, J.
    Li, Z. H.
    Qiao, M.
    Guo, Y. F.
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1302 - +
  • [7] Novel Low-k Dielectric Buried-Layer High-Voltage LDMOS on Partial SOI
    Luo, Xiaorong
    Wang, Yuangang
    Deng, Hao
    Fan, Jie
    Lei, Tianfei
    Liu, Yong
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (02) : 535 - 538
  • [8] High-Voltage SOI SJ-LDMOS With a Nondepletion Compensation Layer
    Wang, Wenlian
    Zhang, Bo
    Li, Zhaoji
    Chen, Wanjun
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 68 - 71
  • [9] Analytical models for the electric field distributions and breakdown voltage of Triple RESURF SOI LDMOS
    Hu, Xiarong
    Zhang, Bo
    Luo, Xiaorong
    Li, Zhaoji
    [J]. SOLID-STATE ELECTRONICS, 2012, 69 : 89 - 93
  • [10] Total-Ionizing-Dose Irradiation-Induced Dielectric Field Enhancement for High-Voltage SOI LDMOS
    Zhou, Xin
    Yuan, Zhangyi'an
    Shu, Lei
    Qiao, Ming
    Lu, Zhenlin
    Zhao, Yuanfu
    Li, Zhaoji
    Zhang, Bo
    [J]. IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 593 - 596